전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

RT4813 데이터시트(PDF) 5 Page - Richtek Technology Corporation

부품명 RT4813
상세설명  High Efficiency Boost Converter
PDF  16 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  RICHTEK [Richtek Technology Corporation]
홈페이지  http://www.richtek.com
Logo RICHTEK - Richtek Technology Corporation

RT4813 데이터시트(HTML) 5 Page - Richtek Technology Corporation

  RT4813 Datasheet HTML 1Page - Richtek Technology Corporation RT4813 Datasheet HTML 2Page - Richtek Technology Corporation RT4813 Datasheet HTML 3Page - Richtek Technology Corporation RT4813 Datasheet HTML 4Page - Richtek Technology Corporation RT4813 Datasheet HTML 5Page - Richtek Technology Corporation RT4813 Datasheet HTML 6Page - Richtek Technology Corporation RT4813 Datasheet HTML 7Page - Richtek Technology Corporation RT4813 Datasheet HTML 8Page - Richtek Technology Corporation RT4813 Datasheet HTML 9Page - Richtek Technology Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 5 / 16 page
background image
RT4813
Copyright © 2016 Richtek Technology Corporation. All rights reserved.
is a registered trademark of Richtek Technology Corporation.
DS4813-00
April
2016
www.richtek.com
5
Parameter
Symbol
Test Conditions
Min
Typ
Max
Unit
Line Regulation
VOUT, LINE
CCM, VIN = 2.7V to 4.5V,
VOUT = 5V, IOUT = 500mA
--
0.5
--
%
Load Regulation
VOUT, LOAD
CCM, IOUT < 3.1A, VIN = 3.6V,
VOUT = 5V
--
0.5
--
%
Output Over Voltage
Protection
VOVP
--
6
--
V
EN Input
Voltage
Low-Level
VIL
--
--
0.4
V
High-Level
VIH
1.2
--
--
V
EN Sink Current
--
0.1
1
A
Thermal Shutdown
TSD
--
160
C
Thermal Shutdown
Hysteresis
TSD
--
30
C
Note 1.
Stresses beyond those listed “Absolute Maximum Ratings” may cause permanent damage to the device. These are
stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the
operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions may affect
device reliability.
Note 2.
JA is measured at TA = 25C on a high effective thermal conductivity four-layer test board per JEDEC 51-7. JC is
measured at the exposed pad of the package.
Note 3. Devices are ESD sensitive. Handling precaution recommended.
Note 4. The device is not guaranteed to function outside its operating conditions.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com