| 전자부품 데이터시트 검색엔진 |
|
CTLM43NS20-R3 데이터시트(PDF) 1 Page - CT Micro International Corporation |
|
|
|||||||||||||||||||||||||||||
CTLM43NS20-R3 데이터시트(HTML) 1 Page - CT Micro International Corporation |
|
1 / 11 page ![]() CT Micro Rev 1 Proprietary & Confidential Page 1 Jun, 2015 CTLM43NS20-R3 N-Channel Enhancement MOSFET Package Outline Schematic Features •••• Drain-Source Breakdown Voltage VDSS 200 V •••• Drain-Source On-Resistance RDS(ON) 3.6 Ω, at VGS= 10V, ID= 430mA RDS(ON) 3.7 Ω, at VGS= 4.5V, ID= 425mA •••• Continuous Drain Current at TA=25 ℃ID =0.43A •••• Advanced high cell density Trench Technology •••• RoHS Compliance & Halogen Free Applications •••• Power Management •••• LCD Display inverter •••• DC/DC Converter •••• Load Switch Description The CTLM43NS20-R3 is the N-Channel logic enhancement mode power field effect transistors are produced using high cell density, DMOS trench technology. This high density process is especially tailored to minimize on-state resistance. Gate Source Drain Gate Drain Source |
유사한 부품 번호 - CTLM43NS20-R3 |
|
유사한 설명 - CTLM43NS20-R3 |
|
|
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |