전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

AD1836AS 데이터시트(PDF) 4 Page - Analog Devices

부품명 AD1836AS
상세설명  Multichannel 96 kHz Codec
PDF  18 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  AD [Analog Devices]
홈페이지  http://www.analog.com
Logo AD - Analog Devices

AD1836AS 데이터시트(HTML) 4 Page - Analog Devices

  AD1836AS Datasheet HTML 1Page - Analog Devices AD1836AS Datasheet HTML 2Page - Analog Devices AD1836AS Datasheet HTML 3Page - Analog Devices AD1836AS Datasheet HTML 4Page - Analog Devices AD1836AS Datasheet HTML 5Page - Analog Devices AD1836AS Datasheet HTML 6Page - Analog Devices AD1836AS Datasheet HTML 7Page - Analog Devices AD1836AS Datasheet HTML 8Page - Analog Devices AD1836AS Datasheet HTML 9Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 4 / 18 page
background image
PRELIMINARY TECHNICAL DATA
REV. PrC
–4–
AD1836–SPECIFICATIONS
TIMING (continued)
Parameter
Min
Max
Unit
Comments
ADC Serial Port
Normal Modes
tABH
ABCLK Delay High
max
ns
From MCLK Rising
256
× f
S
512
× fS
768
× fS
tABL
ABCLK Delay Low
max
ns
From MCLK Rising
256
× fS
512
× fS
768
× f
S
tALS
LRCLK Delay
max
ns
From ABCLK Falling
tABDD
ASDATA Delay
max
ns
From ABCLK Falling
tALRDD
ASDATA Delay
max
ns
From ALRCLK Changing
(Left-Justified)
Packed 128, 256 Modes
tABH
ABCLK Delay High
max
ns
From MCLK Rising
256
× fS
512
× fS
768
× f
S
tABL
ABCLK Delay Low
max
ns
From MCLK Rising
256
× fS
512
× f
S
768
× fS
tALS
LRCLK Delay
max
ns
From ABCLK Falling
tABDD
ASDATA Delay
max
ns
From ABCLK Falling
tALRDD
ASDATA Delay
max
ns
From ALRCLK Changing
(Left-Justified)
TDM PACKED AUX, MASTER MODE
tABH
ABCLK Delay High
max
ns
From MCLK Rising
256
× fS
512
× fS
768
× f
S
tABL
ABCLK Delay Low
max
ns
From MCLK Rising
256
× fS
512
× f
S
768
× fS
tXBH
AUXBCLK Delay High
max
ns
From MCLK Rising
256
× f
S
512
× fS
768
× fS
tXBL
AUXBCLK Delay Low
max
ns
From MCLK Rising
256
× fS
512
× fS
768
× f
S
tALS
LRCLK Delay
max
ns
From ABCLK Falling
tXLS
AUXLRCLK Delay
max
ns
From ABCLK Falling
tABDD
ASDATA Delay
max
ns
From ABCLK Falling
tALRDD
ASDATA Delay
max
ns
From ALRCLK Changing
(Left-Justified)
tDDS
AAUXDATA Setup
min
ns
To AUXBCLK Rising
tDDH
AAUXDATA Hold
min
ns
From AUXBCLK Rising
tDDS
DSDATA Setup
min
ns
To DBCLK Rising
tDDH
DSDATA Hold
min
ns
From DBCLK Rising
tDXDD
DAUXDATA Delay
max
ns
From AUXBCLK Falling
tDXDD
DAUXDATA Delay
max
ns
From AUXLRCLK Changing
(Left-Justified)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com