전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

BCM4354 데이터시트(PDF) 59 Page - Cypress Semiconductor

부품명 BCM4354
상세설명  Single-Chip 5G Wi-Fi IEEE 802.11ac 2횞2 MAC/ Baseband/Radio with Integrated Bluetooth 4.1 and FM Receiver
PDF  192 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  CYPRESS [Cypress Semiconductor]
홈페이지  http://www.cypress.com
Logo CYPRESS - Cypress Semiconductor

BCM4354 데이터시트(HTML) 59 Page - Cypress Semiconductor

Back Button BCM4354 Datasheet HTML 55Page - Cypress Semiconductor BCM4354 Datasheet HTML 56Page - Cypress Semiconductor BCM4354 Datasheet HTML 57Page - Cypress Semiconductor BCM4354 Datasheet HTML 58Page - Cypress Semiconductor BCM4354 Datasheet HTML 59Page - Cypress Semiconductor BCM4354 Datasheet HTML 60Page - Cypress Semiconductor BCM4354 Datasheet HTML 61Page - Cypress Semiconductor BCM4354 Datasheet HTML 62Page - Cypress Semiconductor BCM4354 Datasheet HTML 63Page - Cypress Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 59 / 192 page
background image
I2S Interface
BCM4354 Data Sheet
BROADCOM CONFIDENTIAL
Broadcom®
October 15, 2014 • 4354-DS109-R
Page 58
I2S Interface
The BCM4354 supports two independent I2S digital audio ports: one for Bluetooth audio, and one for high-
fidelity FM audio. The I2S interface for FM audio supports both master and slave modes. The I2S signals are:
•I2S clock: BT_I2S_CLK
•I2S Word Select: BT_I2S_WS
•I2S Data Out: BT_I2S_DO
•I2S Data In: BT_I2S_DI
BT_I2S_CLK and BT_I2S_WS become outputs in master mode and inputs in slave mode, whereas BT_I2S_DO
always stays as an output. The channel word length is 16 bits, and the data is justified so that the MSB of the
left-channel data is aligned with the MSB of the I2S bus, in accord with the I2S specification. The MSB of each
data word is transmitted one bit clock cycle after the BT_I2S_WS transition, synchronous with the falling edge
of the bit clock. Left-channel data is transmitted when IBT_I2S_WS is low, and right-channel data is transmitted
when BT_I2S_WS is high. Data bits sent by the BCM4354 are synchronized with the falling edge of
BT_I2S_CLK and should be sampled by the receiver on the rising edge of BT_I2S_CLK.
The clock rate in master mode is either of the following:
48 kHz x 32 bits per frame = 1.536 MHz
48 kHz x 50 bits per frame = 2.400 MHz
The master clock is generated from the input reference clock using a N/M clock divider.
In the slave mode, any clock rate is supported to a maximum of 3.072 MHz.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com