전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

TMS320VC5416 데이터시트(PDF) 78 Page - Texas Instruments

Click here to check the latest version.
부품명 TMS320VC5416
상세설명  TMS320VC5416 Fixed-Point Digital Signal Processor
PDF  98 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  TI [Texas Instruments]
홈페이지  http://www.ti.com
Logo TI - Texas Instruments

TMS320VC5416 데이터시트(HTML) 78 Page - Texas Instruments

Back Button TMS320VC5416 Datasheet HTML 74Page - Texas Instruments TMS320VC5416 Datasheet HTML 75Page - Texas Instruments TMS320VC5416 Datasheet HTML 76Page - Texas Instruments TMS320VC5416 Datasheet HTML 77Page - Texas Instruments TMS320VC5416 Datasheet HTML 78Page - Texas Instruments TMS320VC5416 Datasheet HTML 79Page - Texas Instruments TMS320VC5416 Datasheet HTML 80Page - Texas Instruments TMS320VC5416 Datasheet HTML 81Page - Texas Instruments TMS320VC5416 Datasheet HTML 82Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 78 / 98 page
background image
www.ti.com
5.5.10
Multichannel Buffered Serial Port (McBSP) Timing
5.5.10.1
McBSP Transmit and Receive Timings
TMS320VC5416
Fixed-Point Digital Signal Processor
SPRS095O – MARCH 1999 – REVISED JANUARY 2005
Table 5-20 and Table 5-21 assume testing over recommended operating conditions (see Figure 5-21 and
Figure 5-22).
Table 5-20. McBSP Transmit and Receive Timing Requirements
(1)
5416-120
5416-160
UNIT
MIN
MAX
tc(BCKRX)
Cycle time, BCLKR/X(2)
BCLKR/X ext
4P(3)
ns
tw(BCKRX)
Pulse duration, BCLKR/X high or BCLKR/X low(2)
BCLKR/X ext
2P–1(3)
ns
BCLKR int
8
tsu(BFRH-BCKRL)
Setup time, external BFSR high before BCLKR low
ns
BCLKR ext
1
BCLKR int
1
th(BCKRL-BFRH)
Hold time, external BFSR high after BCLKR low
ns
BCLKR ext
2
BCLKR int
7
tsu(BDRV-BCKRL)
Setup time, BDR valid before BCLKR low
ns
BCLKR ext
1
BCLKR int
2
th(BCKRL-BDRV)
Hold time, BDR valid after BCLKR low
ns
BCLKR ext
3
BCLKX int
8
tsu(BFXH-BCKXL)
Setup time, external BFSX high before BCLKX low
ns
BCLKX ext
1
BCLKX int
0
th(BCKXL-BFXH)
Hold time, external BFSX high after BCLKX low
ns
BCLKX ext
2
tr(BCKRX)
Rise time, BCKR/X
BCLKR/X ext
6
ns
tf(BCKRX)
Fall time, BCKR/X
BCLKR/X ext
6
ns
(1)
CLKRP = CLKXP = FSRP = FSXP = 0. If the polaritiy of any of the signals is inverted, then the timing references of that signal are also
inverted.
(2)
Note that in some cases, for example when driving another 54x device McBSP, maximum serial port clocking rates may not be
achievable at maximum CPU clock frequency due to transmitted data timings and corresponding receive timing requirements. A
separate detailed timing analysis should be performend for each specific McBSP interface.
(3)
P = 0.5 * processor clock.
Electrical Specifications
78



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com