 |
전자부품 데이터시트 검색엔진 |
|
|
전자부품 데이터시트 검색엔진 |
|
MM54HC76 데이터시트(PDF) 3 Page - National Semiconductor (TI) |
|
|
|
|||||||||||||||||||||||||||||
MM54HC76 데이터시트(HTML) 3 Page - National Semiconductor (TI) |
|
|
3 / 6 page  AC Electrical Characteristics VCCe5V TAe25 C CLe15 pF tretfe6ns Symbol Parameter Conditions Typ Guaranteed Limit Units fMAX Maximum Operating Frequency 50 30 MHz tPHL tPLH Maximum Propagation Delay Clock to Q or Q 16 21 ns tPHL tPLH Maximum Propagation Delay Clear to Q or Q 21 26 ns tPHL tPLH Maximum Propagation Delay Preset to Q or Q 23 28 ns tREM Minimum Removal Time 10 20 ns ts Minimum Setup Time J or K to Clock 14 20 ns tH Minimum Hold Time J or K to Clock b 30 ns tW Minimum Pulse Width Preset Clear or Clock 10 16 ns AC Electrical Characteristics CLe50 pF tretfe6 ns (unless otherwise specified) TAe25 C 74HC 54HC Symbol Parameter Conditions VCC TAeb40 to 85 CTAeb55 to 125 C Units Typ Guaranteed Limits fMAX Maximum Operating 20V 9 5 4 3 MHz Frequency 45V 45 27 21 18 MHz 60V 53 31 24 20 MHz tPHL tPLH Maximum Propagation 20V 100 126 160 183 ns Delay Clock to Q or Q 45V 20 25 31 37 ns 60V 17 21 27 32 ns tPHL tPLH Maximum Propagation 20V 126 155 191 250 ns Delay Clear to Q or Q 45V 25 31 39 47 ns 60V 21 26 33 40 ns tPHL tPLH Maximum Propagation 20V 137 165 210 240 ns Delay Preset to Q or Q 45V 27 33 41 50 ns 60V 23 28 35 40 ns tREM Minimum Removal Time 20V 55 100 125 150 ns Preset or Clear 45V 11 20 25 30 ns to Clock 60V 9 17 21 25 ns ts Minimum Setup Time 20V 77 100 125 150 ns J or K to Clock 45V 15 20 25 30 ns 60V 13 17 21 25 ns tH Minimum Hold Time 20V b 30 0 0 ns J or K from Clock 45V b 30 0 0 ns 60V b 30 0 0 ns tW Minimum Pulse Width 20V 55 80 100 120 ns Preset Clear or Clock 45V 11 16 20 24 ns 60V 9 14 18 21 ns tTLH tTHL Maximum Output Rise 20V 30 75 95 110 ns and Fall Time 45V 8 15 19 22 ns 60V 7 13 16 19 ns tr tf Maximum Input Rise and 20V 1000 1000 1000 ns Fall Time 45V 500 500 500 ns 60V 400 400 400 ns CPD Power Dissipation (per flip-flop) 80 pF Capacitance (Note 5) CIN Maximum Input 5 10 10 10 pF Capacitance Note 5 CPD determines the no load dynamic power consumption PDeCPD VCC2 faICC VCC and the no load dynamic current consumption ISeCPD VCC faICC 3 |
|
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Korean ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
