ADS5273IPFPT datasheet(8/33 Pages) TI1

8 / 33 page

ADCLK

6X ADCLK

SERIAL DATA

1X ADCLK

LCLK

OUT

ADCLK

Sample n data

Input

PROP

D(A)

Sample n

Sample n + 6

D3 D4 D5 D6 D7 D8 D9

D0 D1 D2

D0 D1 D2 D3 D4 D5 D6 D7 D8 D9

D11

D10

SAMPLE

D11

D10

6.5 Clock Cycles

NOTE: Serial data bit format shown in LSB first mode.

AVDD (3V to 3.6V)

LVDD (3V to 3.6V)

Device Ready

For ADC Operation

Device Ready

For ADC Operation

Device Ready

For Serial Register Write

Start of Clock

AVDD

LVDD

RESET

ADCLK

NOTE: 10

µs < t

1 < 50ms; 10µs < t2 < 50ms; − 10ms < t3 < 10ms; t4 > 10ms; t5 > 100ns; t6 > 100ns; t7 > 10ms; and t8 > 100µs.

ADS5273

SBAS305D – JANUARY 2004 – REVISED JANUARY 2009 .............................................................................................................................................. www.ti.com

LVDS TIMING DIAGRAM (PER ADC CHANNEL)

RECOMMENDED POWER-UP SEQUENCING AND RESET TIMING

Submit Documentation Feedback

Product Folder Link(s): ADS5273

ADS5273IPFPT 데이터시트(PDF) 8 Page - Texas Instruments

ADS5273IPFPT 데이터시트(HTML) 8 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33

데이터시트 다운로드

링크 URL