 |
전자부품 데이터시트 검색엔진 |
|
|
전자부품 데이터시트 검색엔진 |
|
74LVC2G00DM 데이터시트(PDF) 10 Page - Panasonic Semiconductor |
|
|
|||||||||||||||||||||||||||||
74LVC2G00DM 데이터시트(HTML) 10 Page - Panasonic Semiconductor |
|
|
10 / 16 page  2004 Sep 23 10 Philips Semiconductors Product specification Dual 2-input NAND gate 74LVC2G00 AC WAVEFORMS Fig.6 The input (nA, nB) to output (nY) propagation delays. VOL and VOH are typical output voltage drop that occur with the output load. VCC VM INPUT VI tr =tf 1.65 V to 1.95 V 0.5 × VCC VCC ≤ 2.0 ns 2.3 V to 2.7 V 0.5 × VCC VCC ≤ 2.0 ns 2.7 V 1.5 V 2.7 V ≤ 2.5 ns 3.0 V to 3.6 V 1.5 V 2.7 V ≤ 2.5 ns 4.5 V to 5.5 V 0.5 × VCC VCC ≤ 2.5 ns handbook, halfpage MNA218 tPHL tTHL tTLH tPLH VM VM nA, nB input nY output GND VI VOH VOL |
|
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Korean ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
