전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

AD7912AUJ-R2 데이터시트(PDF) 10 Page - Analog Devices

부품명 AD7912AUJ-R2
상세설명  2-Channel, 2.35 V to 5.25 V, 1 MSPS, 10-/12-Bit ADCs
PDF  32 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  AD [Analog Devices]
홈페이지  http://www.analog.com
Logo AD - Analog Devices

AD7912AUJ-R2 데이터시트(HTML) 10 Page - Analog Devices

Back Button AD7912AUJ-R2 Datasheet HTML 6Page - Analog Devices AD7912AUJ-R2 Datasheet HTML 7Page - Analog Devices AD7912AUJ-R2 Datasheet HTML 8Page - Analog Devices AD7912AUJ-R2 Datasheet HTML 9Page - Analog Devices AD7912AUJ-R2 Datasheet HTML 10Page - Analog Devices AD7912AUJ-R2 Datasheet HTML 11Page - Analog Devices AD7912AUJ-R2 Datasheet HTML 12Page - Analog Devices AD7912AUJ-R2 Datasheet HTML 13Page - Analog Devices AD7912AUJ-R2 Datasheet HTML 14Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 10 / 32 page
background image
AD7912/AD7922
Rev. 0 | Page 10 of 32
PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS
VDD
GND
VIN0
VIN1
8
7
6
5
DOUT
1
CS
2
SCLK
3
DIN
4
AD7912/
AD7922
8-LEAD MSOP
TOP VIEW
(Not to Scale)
Figure 8. 8-Lead MSOP Pin Configuration
VIN1
VIN0
GND
VDD
8
7
6
5
DIN
1
SCLK
2
CS
3
DOUT
4
AD7912/
AD7922
8-LEAD TSOT
TOP VIEW
(Not to Scale)
Figure 9. 8-Lead TSOT Pin Configuration
Table 5. Pin Function Descriptions
MSOP
Pin No.
TSOT
Pin No.
Mnemonic
Function
1
4
DOUT
Data Out. Logic output. The conversion result from the AD7912/AD7922 is provided on this output as
a serial data stream. The bits are clocked out on the falling edge of the SCLK signal.
For the AD7922, the data stream consists of two leading zeros, the channel identifier bit that identifies
which channel the conversion result corresponds to, followed by the mode bit that indicates the
current mode of operation, followed by the 12 bits of conversion data with MSB first.
For the AD7912, the data stream consists of two leading zeros, the channel identifier bit that identifies
which channel the conversion result corresponds to, followed by the mode bit that indicates the
current mode of operation, followed by the 10 bits of conversion data with MSB first and two trailing
zeros.
2
3
CS
Chip Select. Active low logic input. This input provides the dual function of initiating conversions on
the AD7912/AD7922 and framing the serial data transfer.
3
2
SCLK
Serial Clock. Logic input. SCLK provides the serial clock for accessing data from the part. This clock
input is also used as the clock source for the AD7912/AD7922’s conversion process.
4
1
DIN
Data In. Logic input. The channel to be converted is provided on this input and is clocked into an
internal register on the falling edge of SCLK.
6, 5
7, 8
VIN0, VIN1
Analog Inputs. These two single-ended analog input channels are multiplexed into the on-chip
track-and-hold amplifier. The analog input channel to be converted is selected by writing to the third
MSB on the DIN pin. The input range is 0 to VDD.
7
6
GND
Analog Ground. Ground reference point for all circuitry on the AD7912/AD7922. All analog input
signals should be referred to this GND voltage.
8
5
VDD
Power Supply Input. The VDD range for the AD7912/AD7922 is from 2.35 V to 5.25 V.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com