전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

AD9786BSV 데이터시트(PDF) 39 Page - Analog Devices

부품명 AD9786BSV
상세설명  16-Bit, 200 MSPS/500 MSPS TxDAC with 2횞/4횞/8횞 Interpolation and Signal Processing
PDF  60 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  AD [Analog Devices]
홈페이지  http://www.analog.com
Logo AD - Analog Devices

AD9786BSV 데이터시트(HTML) 39 Page - Analog Devices

Back Button AD9786BSV Datasheet HTML 35Page - Analog Devices AD9786BSV Datasheet HTML 36Page - Analog Devices AD9786BSV Datasheet HTML 37Page - Analog Devices AD9786BSV Datasheet HTML 38Page - Analog Devices AD9786BSV Datasheet HTML 39Page - Analog Devices AD9786BSV Datasheet HTML 40Page - Analog Devices AD9786BSV Datasheet HTML 41Page - Analog Devices AD9786BSV Datasheet HTML 42Page - Analog Devices AD9786BSV Datasheet HTML 43Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 39 / 60 page
background image
AD9786
Rev. 0 | Page 39 of 60
POWER DISSIPATION
The AD9786 has seven power supply domains: two 3.3 V analog
domains (AVDD1 and AVDD2), two 2.5 V analog domains
(ADVDD and ACVDD), one 2.5 V clock domain (CLKVDD),
and two digital domains (DVDD, which runs from 2.5 V, and
DRVDD, which can run from 2.5 V or 3.3 V).
The current needed for the 3.3 V analog supplies, AVDD1 and
AVDD2, is consistent across speed and varying modes of the
AD9786. Nominally, the current for AVDD1 is 29 mA across
all speeds and modes, while the current for AVDD2 is 20 mA.
The current for the 2.5 V analog supplies and the digital
supplies varies depending on speed and mode of operation.
Figure 67, Figure 68, and Figure 69 show this variation. Note
that CLKVDD, ADVDD, and ACVDD vary with clock speed
and interpolation rate, but not with modulation rate.
FDATA (MSPS)
250
0
25
50
75
100
125
150
175
200
225
0
425
325
300
275
250
225
200
175
400
375
350
150
125
100
75
50
25
1×
2×
2× fs/4
2× fs/8
4×
4× fs/4
4× fs/8
8×
8× fs/4
8× fs/8
Figure 67. DVDD Supply Current vs. Clock Speed, Interpolation, and
Modulation Rates
FDATA (MSPS)
250
0
25
50
75
100
125
150
175
200
225
0
60
50
40
30
20
10
2×
1×
4×
8×
Figure 68. CLKVDD Supply Current vs. Clock Speed and Interpolation Rates
FDATA (MSPS)
250
0
25
50
75
100
125
150
175
200
225
0
30
25
20
15
10
5
2×
1×
4×
8×
Figure 69. ADVDD and ACVDD Supply Current vs. Clock Speed and
Interpolation Rates



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com