 |
전자부품 데이터시트 검색엔진 |
|
|
전자부품 데이터시트 검색엔진 |
|
WM8962B 데이터시트(PDF) 19 Page - Wolfson Microelectronics plc |
|
|
|||||||||||||||||||||||||||||
WM8962B 데이터시트(HTML) 19 Page - Wolfson Microelectronics plc |
|
|
19 / 295 page  WM8962 Rev 4.3 19 Test Conditions MICVDD = DCVDD = DBVDD = CPVDD = AVDD = PLLVDD = 1.8V, SPKVDD1 = SPKVDD2 = 5V. TA = +25 oC, 1kHz signal, fs = 48kHz, PGA gain = 0dB, 24-bit audio data unless otherwise stated. PARAMETER SYMBOL TEST CONDITIONS MIN TYP MAX UNIT Crystal Oscillator External crystal frequency 24 MHz Oscillator load capacitance XTI and XTO Pins 10.5 pF Start-up time measured from time when: PLL VDD ≥ 1.7V, AVDD ≥ 1.7V and DVDD ≥ 1.62V, until crystal output is stable and in specification. 1.5 ms Phase Locked Loops (PLLs) Output frequency FOUT 22.5 50 MHz Output duty cycle 40 50 60 % Start-up time (including Crystal Oscillator start-up time) measured from time when: PLLVDD ≥ 1.7V, AVDD ≥ 1.7V and DVDD ≥ 1.62V, until PLL outputs are stable and in specification. 1.5 ms Frequency synthesis error 0 ppm Absolute clock period jitter (peak) Input Clock = 24MHz, 5pF load 500 ps Short term jitter (peak, cycle to cycle) N=1, 1000 samples, Input Clock = 24MHz, 5pF load. (see Note 4) 150 ps Long term jitter (peak) N=1000, 1000 samples, Input Clock = 24MHz, 5pF load. (see Note 4) 500 ps MCLK / XTI input frequency range 14 40 MHz Frequency Locked Loop (FLL) Input frequency FREF FLL_REFCLK_DIV = 00 0.032 13.5 MHz FLL_REFCLK_DIV = 01 0.064 27 FLL_REFCLK_DIV = 10 0.128 36.864 Output frequency FOUT 1.875 50 MHz Start-Up time VMID enabled; measured from FLL_ENA=1 to clock signal present on CLKOUTn. 220 µs Frequency synthesis error 0 ppm Start-Up time (free-running mode) VMID enabled; measured from FLL_ENA=1 to clock signal present on CLKOUTn. 0.75 µs Frequency accuracy (free-running mode) Reference clock supplied initially +/-10 % No reference clock provided +/-30 % Digital Input / Output Input HIGH Level VIH 0.7 DBVDD V Input LOW Level VIL 0.3 DBVDD V Output HIGH Level VOH IOH=1mA 0.9 DBVDD V Output LOW Level VOL IOL=-1mA 0.1 DBVDD V Input capacitance 15 pF Input leakage -0.9 0.9 µA CLKOUTn output impedance 160 Ω |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Korean ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
