DP8430V datasheet(9/56 Pages) NSC

9 / 56 page

30 Programming and Resetting (Continued)

33 PROGRAMMING BIT DEFINITIONS

Symbol

Description

ECAS0

Extend CAS Refresh Request Select

The CASn outputs will be negated with the RASn outputs when AREQ (or AREQB DP8432V only) is negated

The WE output pin will function as write enable Automatic Internal Refresh selected

The CASn outputs will be negated during an acccess (Port A (or Port B DP8432V only)) when their

corresponding ECASn inputs are negated This feature allows the CAS outputs to be extended beyond the RAS

outputs negating Scrubbing refreshes are NOT affected During scrubbing refreshes the CAS outputs will negate

along with the RAS outputs regardless of the state of the ECAS inputs

Externally Controlled Refresh selected WE will function as ReFresh ReQuest (RFRQ)

Access Mode Select

ACCESS MODE 0

ALE pulsing high sets an internal latch On the next positive edge of CLK the access (RAS)

will start AREQ will terminate the access

ACCESS MODE 1

ADS asserted starts the access (RAS) immediately AREQ will terminate the access

Address Latch Mode

ADS or ALE asserted for Port A or AREQB asserted for Port B with the appropriate GRANT latch the input row

column and bank address

The row column and bank latches are fall through

Delay CAS during WRITE Accesses

CAS is treated the same for both READ and WRITE accesses

During WRITE accesses CAS will be asserted by the event that occurs last CAS asserted by the internal delay

line or CAS asserted on the positive edge of CLK after RAS is asserted

Row Address Hold Time

Row Address Hold Time e 25 ns minimum

Row Address Hold Time e 15 ns minimum

Column Address Setup Time

Column Address Setup Time e 10 ns miniumum

Column Address Setup Time e 0 ns minimum

C6 C5 C4

RAS and CAS Configuration ModesError Scrubbing during Refresh

0 0 0

RAS0 – 3 and CAS0 – 3 are all selected during an access ECASn must be asserted for CASn to be asserted

B0 and B1 are not used during an access Error scrubbing during refresh

0 0 1

RAS and CAS pairs are selected during an access by B1 ECASn must be asserted for CASn to be asserted

B1 e 0 during an access selects RAS0 – 1 and CAS0–1

B1 e 1 during an access selects RAS2 – 3 and CAS2–3

B0 is not used during an Access

Error scrubbing during refresh

0 1 0

RAS and CAS singles are selected during an access by B0 – 1 ECASn must be asserted for CASn to be asserted

B1 e 0 B0 e 0 during an access selects RAS0 and CAS0

B1 e 0 B0 e 1 during an access selects RAS1 and CAS1

B1 e 1 B0 e 0 during an access selects RAS2 and CAS2

B1 e 1 B0 e 1 during an access selects RAS3 and CAS3

Error scrubbing during refresh

0 1 1

RAS0 – 3 and CAS0 – 3 are all selected during an access ECASn must be asserted for CASn to be asserted

B1 B0 are not used during an access

No error scrubbing (RAS only refreshing)

1 0 0

RAS pairs are selected by B1 CAS0 – 3 are all selected ECASn must be asserted for CASn to be asserted

B1 e 0 during an access selects RAS0 – 1 and CAS0–3

B1 e 1 during an access selects RAS2 – 3 and CAS0–3

B0 is not used during an access

No error scrubbing

DP8430V 데이터시트(PDF) 9 Page - National Semiconductor (TI)

DP8430V 데이터시트(HTML) 9 Page - National Semiconductor (TI)

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56

데이터시트 다운로드

링크 URL