FPD87392 datasheet(3/30 Pages) NSC

3 / 30 page

Block Diagram

Functional Description

DUAL FPD-LINK RECEIVERS

The LVDS based FPD-Link Receivers inputs video data and

control timing through 8 pairs of LVDS channels plus 2 pairs

of LVDS clocks to provide 24-bit color or use only 6 pairs of

LVDS channels plus 2 LVDS clocks to provide 18-bit color.

The video data is converted to a parallel data stream and

routed to the 8-6 bit translator.

SPREAD SPECTRUM SUPPORT

The FPD-Link receiver supports graphics controllers with

Spread Spectrum interfaces for reducing EMI. The Spread

Spectrum methods supported are Center and Down Spread.

A maximum of 2% total is supported at a frequency modu-

lation of 100kHz maximum.

8-6 BIT TRANSLATOR

8-bit data is reduced to a 6-bit data path via a time multi-

plexed dithering technique or simple truncation of the LSBs.

This function is enabled via the input control pins.

DATAPATH BLOCK AND RSDS TRANSMITTER

6(8)-bit video data (RGB) is input to the Datapath Block

supports up to an 85 MHz dual pixel rate. The data is

delayed to align the Column Driver Start Pulse (STH) with

the Column Driver data. The dual data bus (RSR[3:0]P/N,

RSG[3:0]P/N, RSB[3:0]P/N) outputs at a 170 MHz rate on 24

differential output channels. The clock is output on the

(Front, Back) RSCKP/N differential pairs. The RSDS Column

Drivers latch data on both positive and negative edges of the

clock. The swap function provides flexible RSDS data output

mappings for either Top or Bottom mount. The RSDS output

setup/hold

timings

are

also

adjustable

through

the

RSKEW[2:0] input pins.

TIMING CONTROL FUNCTION

The Timing Control function generates control to Column

Drivers, Row Drivers, and power supply. The GPOs (General

Purpose Outputs) provide for CD latch pulse, REV, and Row

Driver control generation. The General Purpose Outputs

allow the user to generate control anywhere within the frame

data. Standard Row Driver interface or Custom Row Driver

interfaces can be implemented with the GPOs (General

Purpose Outputs).

RSDS OUTPUT VOLTAGE CONTROL

The RSDS output voltage swing is controlled through an

external load resistor connected to the RPI pin. The RSDS

output signal levels can be adjusted to suit the particular

application. This is dependent on overall LCD module design

characteristics such as trace impedance, termination, etc.

The RSDS output voltage is inversely related to the RPI

value. Lower RPI values will increase the RSDS output

voltage swing and consequently overall power consumption

will also increase.

20104328

FIGURE 2. Block Diagram

FPD87392 데이터시트(PDF) 3 Page - National Semiconductor (TI)

FPD87392 데이터시트(HTML) 3 Page - National Semiconductor (TI)

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30

데이터시트 다운로드

링크 URL