전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

LM9061MX/NOPB 데이터시트(PDF) 3 Page - Texas Instruments

Click here to check the latest version.
부품명 LM9061MX/NOPB
상세설명  High-Side Protection Controller
PDF  33 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  TI1 [Texas Instruments]
홈페이지  http://www.ti.com
Logo TI1 - Texas Instruments

LM9061MX/NOPB 데이터시트(HTML) 3 Page - Texas Instruments

  LM9061MX/NOPB Datasheet HTML 1Page - Texas Instruments LM9061MX/NOPB Datasheet HTML 2Page - Texas Instruments LM9061MX/NOPB Datasheet HTML 3Page - Texas Instruments LM9061MX/NOPB Datasheet HTML 4Page - Texas Instruments LM9061MX/NOPB Datasheet HTML 5Page - Texas Instruments LM9061MX/NOPB Datasheet HTML 6Page - Texas Instruments LM9061MX/NOPB Datasheet HTML 7Page - Texas Instruments LM9061MX/NOPB Datasheet HTML 8Page - Texas Instruments LM9061MX/NOPB Datasheet HTML 9Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 3 / 33 page
background image
LM9061, LM9061-Q1
www.ti.com
SNOS738H – APRIL 1995 – REVISED JANAURY 2015
5 Pin Configuration and Functions
SOIC
See Package Number D0008A
Top View
Pin Functions
PIN
I/O
DESCRIPTION
NAME
NO.
The inverting input to the protection comparator, connected to the external MOSFET source pin and
Sense
1
I
the load.
The noninverting input to the protection comparator, and a current sink for the threshold resistor to
Threshold
2
I
set the allowed voltage drop across the external MOSFET.
Ground
3
—
Ground
Output
4
O
The gate drive connection. Charges, and discharges, the MOSFET gate.
The voltage supply pin. The VCC operating range has a minimum value of 7 V, and a maximum value
VCC
5
I
of 26 V.
A resistor on this pin to ground sets the current through the threshold resistor, which sets the allowed
IREF
6
O
voltage drop across the external MOSFET.
The control pin. A low voltage, VIN(0), will disable device operation, while a high voltage, VIN(1), will
On/Off
7
I
enable device operation.
A capacitor on this pin to ground will provide a delay time between when the protection comparator
Delay
8
O
detects excessive VGS across the MOSFET and when the gate drive circuitry is latched-OFF.
Copyright © 1995–2015, Texas Instruments Incorporated
Submit Documentation Feedback
3
Product Folder Links: LM9061 LM9061-Q1



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com