전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

Preview PDF HTML

P4C1024 데이터시트(PDF) 4 Page - Pyramid Semiconductor Corporation

부품명 P4C1024
상세설명  HIGH SPEED 128K X 8 CMOS STATIC RAM
PDF  8 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  PYRAMID [Pyramid Semiconductor Corporation]
홈페이지  http://www.pyramidsemiconductor.com
Logo PYRAMID - Pyramid Semiconductor Corporation

P4C1024 데이터시트(HTML) 4 Page - Pyramid Semiconductor Corporation

  P4C1024 Datasheet HTML 1Page - Pyramid Semiconductor Corporation P4C1024 Datasheet HTML 2Page - Pyramid Semiconductor Corporation P4C1024 Datasheet HTML 3Page - Pyramid Semiconductor Corporation P4C1024 Datasheet HTML 4Page - Pyramid Semiconductor Corporation P4C1024 Datasheet HTML 5Page - Pyramid Semiconductor Corporation P4C1024 Datasheet HTML 6Page - Pyramid Semiconductor Corporation P4C1024 Datasheet HTML 7Page - Pyramid Semiconductor Corporation P4C1024 Datasheet HTML 8Page - Pyramid Semiconductor Corporation  
Zoom Inzoom in Zoom Outzoom out
 4 / 8 page
background image
P4C1024
Page 4 of 14
Document # SRAM124 REV A
AC ELECTRICAL CHARACTERISTICS—READ CYCLE
(V
CC = 5V ± 10%, All Temperature Ranges)
(2)
Min Max Min Max Min Max Min Max Min Max Min Max Min Max Min Max Min Max Min Max
tRC
Read Cycle
Time
15
20
25
35
45
55
70
85
100
120
ns
tAA
Address
Access Time
15
20
25
35
45
55
70
85
100
120 ns
tAC
Chip Enable
Access Time
15
20
25
35
45
55
70
85
100
120 ns
tOH
Output Hold
from Address
Change
333333333
3
ns
tLZ
Chip Enable to
Output in Low Z
333333333
3
ns
tHZ
Chip Disable
to Output in
High Z
8
9
11
15
20
25
30
35
40
50
ns
tOE
Output Enable
Low to Data
Valid
7
9
11
15
20
25
30
35
40
50
ns
tOLZ
Output Enable
Low to Low Z
000000000
0
ns
tOHZ
Output Enable
High to High Z
7
9
11
15
20
25
30
35
40
50
ns
tPU
Chip Enable to
Power Up
Time
000000000
0
ns
tPD
Chip Disable
to Power Down
Time
12
20
20
20
25
30
35
40
45
50
ns
Symbol
Parameter
-15
-20
-25
-35
-45
Unit
-55
-70
-85
-100
-120
Notes:
5. WE is HIGH for READ cycle.
6. CE
1 is LOW, CE2 is HIGH and OE is LOW for READ cycle.
7. ADDRESS must be valid prior to, or coincident with CE
1 transition
LOW and CE
2 transition HIGH.
8. Transition is measured ± 200 mV from steady state voltage prior to
change, with loading as specified in Figure 1. This parameter is
sampled and not 100% tested.
TIMING WAVEFORM OF READ CYCLE NO. 1 (OE
OE
OE
OE
OE CONTROLLED)(5)



Html Pages

1 2 3 4 5 6 7 8


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com