 |
전자부품 데이터시트 검색엔진 |
|
|
전자부품 데이터시트 검색엔진 |
|
UPD720122 데이터시트(PDF) 21 Page - NEC |
|
|
|||||||||||||||||||||||||||||
UPD720122 데이터시트(HTML) 21 Page - NEC |
|
|
21 / 82 page  Data Sheet S16685EJ2V0DS 21 µPD720122 2.6.2 AC characteristics of BIU block with Function 1 selected (1) CPU BUS read operation Symbol Parameter Min. Typ. Max. Unit T1 Read cycle time 91 ∞ ns T2 Address setup time (RDB ↓) 5 ∞ ns T3 Chip select setup time (RDB ↓) 5 ∞ ns T4 Buffer direction change time (RDB ↓) − 14 ns T5 Output data delay time (RDB ↓) − 57 ns T6 Read command width 57 ∞ ns T7 Chip select hold time (RDB ↑) 5 ∞ ns T8 Address hold time (RDB ↑) 5 ∞ ns T9 RDB inactive time 34 ∞ ns T10 Output data hold time (RDB ↑) 4 − ns Remark It is assumed that the external pin capacitance is 15 pF (data bus = 50 pF). CPU bus read timing RDB WRB A7 to A1 D15 to D0 CSB VALID VALID t3 t5 t6 t10 t8 t7 High level INVALID t4 High level t1 t9 t2 |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Korean ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
