전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

TAS3208PZP 데이터시트(PDF) 54 Page - Texas Instruments

Click here to check the latest version.
부품명 TAS3208PZP
상세설명  DIGITAL AUDIO PROCESSOR WITH ANALOG INTERFACE
PDF  79 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  TI1 [Texas Instruments]
홈페이지  http://www.ti.com
Logo TI1 - Texas Instruments

TAS3208PZP 데이터시트(HTML) 54 Page - Texas Instruments

Back Button TAS3208PZP Datasheet HTML 50Page - Texas Instruments TAS3208PZP Datasheet HTML 51Page - Texas Instruments TAS3208PZP Datasheet HTML 52Page - Texas Instruments TAS3208PZP Datasheet HTML 53Page - Texas Instruments TAS3208PZP Datasheet HTML 54Page - Texas Instruments TAS3208PZP Datasheet HTML 55Page - Texas Instruments TAS3208PZP Datasheet HTML 56Page - Texas Instruments TAS3208PZP Datasheet HTML 57Page - Texas Instruments TAS3208PZP Datasheet HTML 58Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 54 / 79 page
background image
TAS3208
SLES201E
– JANUARY 2007 – REVISED MARCH 2011
www.ti.com
Table 15. DSP Data RAM Block Structure
STARTING
DATA BLOCK FORMAT
SIZE
VALUE
NOTES
BYTE
Checksum MSB
0
2 bytes
Checksum of byte 2 through N + 12
Checksum LSB
Header ID byte 1
0x00
2
2 bytes
Must be 0x001F
Header ID byte 2
0x1F
4
Memory to be loaded
1 byte
0x04
Microprogram RAM or micro external data RAM
5
0x00
1 byte
0x00
Unused
Start memory address MSB
6
2 bytes
If this is a termination header, this value is 0000.
Start memory address LSB
Total number of byte transferred MSB
8
2 bytes
Header (12) + data (N) + checksum (4)
Total number of byte transferred LSB
10
0x00
1 byte
0x00
Unused
11
0x00
1 byte
0x00
Unused
Data byte 1 (LSB)
Data word 1 D7
–D0
Data byte 2
D15
–D8
Data byte 3
D23
–D16
12
6 bytes
Data byte 4 (MSB)
D31
–D24
Data byte 5
D39
–D32
Data byte 6 (MSB)
D47
–D40
Data byte 7 (LSB)
Data byte 8
Data byte 9
18
6 bytes
Data word 2
Data byte 10
Data byte 11
Data byte 12 (MSB)
⋮
⋮
⋮
⋮
⋮
0x00
0x00
N + 12
6 bytes
Repeated checksum byte 2 through N +11
Checksum MSB
Checksum LSB
Slave I
2C Load RAM Block Formats
The slave I2C bus permits the system controller to load the TAS3208 memories as an alternative to using the
master download from an external memory device via the I2C master bus. The transfer is performed by writing to
two I2C registers (0x04 and 0x05). The first register holds the header information, and the second register holds
eight bytes of data. Figure 39 shows the I2C slave download flow.
I2C slave download register format are described in Table 16 to Table 20. The I2C slave download process is
terminated when a termination header with zero-length byte count field is received.
54
Submit Documentation Feedback
Copyright
© 2007–2011, Texas Instruments Incorporated
Product Folder Link(s): TAS3208



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com