0

1

2

3

4

NUMBER OF VIAS

40

50

60

70

80

90

100

0

200

400

600

800

1000

AIRFLOW (Linear Feet per Minute)

SOP Board

JEDEC Board

150

160

140

170

180

100

110

120

130

80

90

LP2996-N

SNOSA40J – NOVEMBER 2002 – REVISED MARCH 2013

www.ti.com

Figure 21.

Additional improvements can be made by the judicious use of vias to connect the part and dissipate heat to an

internal ground plane. Using larger traces and more copper on the top side of the board can also help. With

careful layout it is possible to reduce the

Layout is also extremely critical to maximize the output current with the WQFN package. By simply placing vias

under the DAP the

4-layer JEDEC board with copper thickness of 0.5/1/1/0.5 oz. The number of vias, with a pitch of 1.27 mm, has

been increased to the maximum of 4 where a

calculation is 0.036 mm for 1oz. Copper.

Figure 22. WQFN-16

Additional improvements in lowering the

Maintaining the same conditions as above and utilizing the 2x2 via array, Figure 23 shows how the

with airflow.

10

Submit Documentation Feedback

Copyright © 2002–2013, Texas Instruments Incorporated

Product Folder Links: LP2996-N