전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

Preview PDF HTML

LP3913 데이터시트(PDF) 9 Page - Texas Instruments

Click here to check the latest version.
부품명 LP3913
상세설명  Power Management IC for Flash Memory-Based Portable Media Players
PDF  70 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  TI1 [Texas Instruments]
홈페이지  http://www.ti.com
Logo TI1 - Texas Instruments

LP3913 데이터시트(HTML) 9 Page - Texas Instruments

Back Button LP3913 Datasheet HTML 5Page - Texas Instruments LP3913 Datasheet HTML 6Page - Texas Instruments LP3913 Datasheet HTML 7Page - Texas Instruments LP3913 Datasheet HTML 8Page - Texas Instruments LP3913 Datasheet HTML 9Page - Texas Instruments LP3913 Datasheet HTML 10Page - Texas Instruments LP3913 Datasheet HTML 11Page - Texas Instruments LP3913 Datasheet HTML 12Page - Texas Instruments LP3913 Datasheet HTML 13Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 9 / 70 page
background image
LP3913
www.ti.com
SNVS489I – NOVEMBER 2006 – REVISED SEPTEMBER 2013
OUTPUTS ELECTRICAL CHARACTERISTICS: CHG, STAT
Unless otherwise noted, VDD = 5V, VBATT = 3.6V. CBATT = 4.7 µF, CCHG_DET = 10 µF. Typical values and limits appearing in
normal type apply for TJ = 25°C. Limits appearing in boldface type apply over the entire junction temperature range for
operation, TJ = 0°C to +125°C.
(1) (2) (3) (4) (5)
Symbol
Parameter
Conditions
Min
Typ
Max
Units
ILED
Output High Level
VLED = 2.0V
CHSPV Register (02)h bit 5
4
5
6
mA
= 1
ILED
Output High Level
VLED = 2.0V
CHSPV Register (02)h bit 5
8
10
12
mA
= 0
ILEAKAGE
Leakage Current
VLED = 1.5V, LED off
0.1
5
µA
LEDFREQ
Blinking Frequency
0.8
1
1.2
Hz
(1)
All voltages are with respect to the potential at the GND pin.
(2)
Junction-to-ambient thermal resistance is highly application and board-layout dependent. In applications where high maximum power
dissipation exists, special care must be paid to thermal dissipation issues in board design.
(3)
Min and Max limits are specified by design, test, or statistical analysis. Typical numbers represent the most likely norm.
(4)
Low ESR Surface-Mount Ceramic Capacitors (MLCCs) are used in setting electrical characteristics.
(5)
Typical values and limits appearing in normal type for TJ = 25°C. Limits appearing in boldfacetype apply over the entire junction
temperature range for operation,
−40°C to +125°C.
OUTPUTS ELECTRICAL CHARACTERISTICS: NRST, IRQB, ONSTAT
Unless otherwise noted, VDD = 5V, VBATT = 3.6V. CBATT = 4.7 µF, CCHG_DET = 10 µF. Typical values and limits appearing in
normal type apply for TJ = 25°C. Limits appearing in boldface type apply over the entire junction temperature range for
operation, TJ = 0°C to +125°C.
(1) (2) (3) (4) (5)
Symbol
Parameter
Conditions
Min
Typ
Max
Units
VOL
Output Low Level
IOL = 4 mA
0.4
V
ILEAKAGE
Leakage Current
VDD = 2.5V, Output Logic
−1
1
µA
High
(1)
All voltages are with respect to the potential at the GND pin.
(2)
Junction-to-ambient thermal resistance is highly application and board-layout dependent. In applications where high maximum power
dissipation exists, special care must be paid to thermal dissipation issues in board design.
(3)
Min and Max limits are specified by design, test, or statistical analysis. Typical numbers represent the most likely norm.
(4)
Low ESR Surface-Mount Ceramic Capacitors (MLCCs) are used in setting electrical characteristics.
(5)
Typical values and limits appearing in normal type for TJ = 25°C. Limits appearing in boldfacetype apply over the entire junction
temperature range for operation,
−40°C to +125°C.
INPUTS ELECTRICAL CHARACTERISTICS: USBSUSP, USBISEL
Unless otherwise noted, VUSB = 5V, VBATT = 3.6V. CBATT = 4.7 µF, CCHG_DET = 10 µF. Typical values and limits appearing in
normal type apply for TJ = 25°C. Limits appearing in boldface type apply over the entire junction temperature range for
operation, TJ = 0°C to +125°C.
(1) (2) (3) (4) (5) (6)
Symbol
Parameter
Conditions
Min
Typ
Max
Units
VIL
Input Low Level
0.3*VUSB
V
VIH
Input High Level
0.7*VUSB
V
ILEAKAGE
Input Leakage
−1
1
µA
(1)
All voltages are with respect to the potential at the GND pin.
(2)
Junction-to-ambient thermal resistance is highly application and board-layout dependent. In applications where high maximum power
dissipation exists, special care must be paid to thermal dissipation issues in board design.
(3)
Min and Max limits are specified by design, test, or statistical analysis. Typical numbers represent the most likely norm.
(4)
Low ESR Surface-Mount Ceramic Capacitors (MLCCs) are used in setting electrical characteristics.
(5)
Typical values and limits appearing in normal type for TJ = 25°C. Limits appearing in boldfacetype apply over the entire junction
temperature range for operation,
−40°C to +125°C.
(6)
LDO2EN, BUCK1EN, and USBSUSP have weak internal pull downs while pins POWERACK, ONOFF do not have this.
Copyright © 2006–2013, Texas Instruments Incorporated
Submit Documentation Feedback
9
Product Folder Links: LP3913



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com