전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

LP3952RL/NOPB 데이터시트(PDF) 19 Page - Texas Instruments

부품명 LP3952RL/NOPB
상세설명  6-Channel Color LED Driver with Audio Synchronization
PDF  46 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  TI1 [Texas Instruments]
홈페이지  http://www.ti.com
Logo TI1 - Texas Instruments

LP3952RL/NOPB 데이터시트(HTML) 19 Page - Texas Instruments

Back Button LP3952RL/NOPB Datasheet HTML 15Page - Texas Instruments LP3952RL/NOPB Datasheet HTML 16Page - Texas Instruments LP3952RL/NOPB Datasheet HTML 17Page - Texas Instruments LP3952RL/NOPB Datasheet HTML 18Page - Texas Instruments LP3952RL/NOPB Datasheet HTML 19Page - Texas Instruments LP3952RL/NOPB Datasheet HTML 20Page - Texas Instruments LP3952RL/NOPB Datasheet HTML 21Page - Texas Instruments LP3952RL/NOPB Datasheet HTML 22Page - Texas Instruments LP3952RL/NOPB Datasheet HTML 23Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 19 / 46 page
background image
ASE
VDDA
10 nF
1 M:
1 M:
GNDA
LP3952
www.ti.com
SNVS518A – JULY 2007 – REVISED MARCH 2013
AUDIO SYNCHRONIZATION ELECTRICAL PARAMETERS (1.65V
≤ VDDIO ≤ VDD1,2V) (unless otherwise
noted)
Parameter
Test Conditions
Min
Typical
Max
Units
ZIN
Input Impedance of ASE
250
500
k
Ω
AIN
Audio Input Level Range
Gain = 21 dB
0.1
V
(peak-to-peak)
Gain = 0 dB
VDDA-0.1
f3dB
Crossover Frequencies (-3 dB)
Narrow Frequency Response
Low Pass
0.5
Band Pass
1.0 and 1.5
High Pass
2.0
kHz
Wide Frequency Response
Low Pass
1.0
Band Pass
2.0 and 3.0
High Pass
4.0
CONTROL OF ADC AND AUDIO SYNCHRONIZATION (1.65V
≤ VDDIO ≤ VDD1,2V) (unless otherwise noted)
The following table describes the controls required for audio synchronization.
Audio_sync_CTRL1 (2AH)
Input signal gain control. Range 0...21 dB, step 3 dB:
[000] = 0 dB (default)
[011] = 9 dB
[110] = 18 dB
GAIN_SEL[2:0]
Bits 7-5
[001] = 3 dB
[100] = 12 dB
[111] = 21 dB
[010] = 6 dB
[101] = 15 dB
Synchronization mode selector.
SYNC_MODE
Bit 4
SYNCMODE = 0
→ Amplitude Mode (default)
SYNCMODE = 1
→ Frequency Mode
Automatic Gain Control enable
EN_AGC
Bit 3
1 = enabled
0 = disabled (Gain Select enabled) (default)
Audio synchronization enable
1 = Enabled
EN_SYNC
Bit 2
Note : If AGC is enabled, AGC gain starts from current GAIN_SEL gain value.
0 = Disabled (default)
[00] = Single ended input signal, ASE.
[01] = Not used
INPUT_SEL[1:0]
Bits 1-0
[10] = Not used
[11] = No input (default)
Copyright © 2007–2013, Texas Instruments Incorporated
Submit Documentation Feedback
19
Product Folder Links: LP3952



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com