전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

LP5910 데이터시트(PDF) 3 Page - Texas Instruments

Click here to check the latest version.
부품명 LP5910
상세설명  LP5910 300-mA Ultra-Low-Noise LDO for RF and Analog Circuits - Requires No Bypass Capacitor
PDF  29 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  TI1 [Texas Instruments]
홈페이지  http://www.ti.com
Logo TI1 - Texas Instruments

LP5910 데이터시트(HTML) 3 Page - Texas Instruments

  LP5910 Datasheet HTML 1Page - Texas Instruments LP5910 Datasheet HTML 2Page - Texas Instruments LP5910 Datasheet HTML 3Page - Texas Instruments LP5910 Datasheet HTML 4Page - Texas Instruments LP5910 Datasheet HTML 5Page - Texas Instruments LP5910 Datasheet HTML 6Page - Texas Instruments LP5910 Datasheet HTML 7Page - Texas Instruments LP5910 Datasheet HTML 8Page - Texas Instruments LP5910 Datasheet HTML 9Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 3 / 29 page
background image
1
2
3
6
5
4
OUT
NC
GND
IN
NC
EN
EN
OUT
GND
IN
A2
B2
A1
B1
EN
OUT
GND
IN
A2
B2
A1
B1
3
LP5910
www.ti.com
SNVSA91C – SEPTEMBER 2015 – REVISED JUNE 2016
Product Folder Links: LP5910
Submit Documentation Feedback
Copyright © 2015–2016, Texas Instruments Incorporated
5 Pin Configuration and Functions
YKA Package
4-Pin Ultra-Thin DSBGA
Top View
YKA Package
4-Pin Ultra-Thin DSBGA
Bottom View
DRV Package
6-Pin WSON With Thermal Pad
Top View
Pin Functions
PIN
I/O
DESCRIPTION
NAME
DSBGA
WSON
EN
B1
4
I
Enable input; disables the regulator when logic low. Enables the regulator when logic
high. An internal 1-MΩ pull down resistor connects this input to ground.
GND
B2
5
Common ground
IN
A1
6
I
Voltage supply input. A 1-μF capacitor must be connected at this input.
NC
2, 3
No internal connection. Connect to ground or leave open.
OUT
A2
1
O
Voltage output. A 1-µF low-ESR capacitor must be connected from this pin to the
GND pin. Connect this output to the load circuit.
Exposed Pad
Thermal Pad
The exposed thermal pad on the bottom of the package must be connected to a
copper area under the package on the PCB. Connect to ground potential or leave
floating. Do not connect to any potential other than the same ground potential seen at
device pin 5 (GND). See Power Dissipation for more information.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com