전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

TLK2201AI 데이터시트(PDF) 6 Page - Texas Instruments

부품명 TLK2201AI
상세설명  ETHERNET TRANSCEIVERS
PDF  20 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  TI1 [Texas Instruments]
홈페이지  http://www.ti.com
Logo TI1 - Texas Instruments

TLK2201AI 데이터시트(HTML) 6 Page - Texas Instruments

Back Button TLK2201AI Datasheet HTML 2Page - Texas Instruments TLK2201AI Datasheet HTML 3Page - Texas Instruments TLK2201AI Datasheet HTML 4Page - Texas Instruments TLK2201AI Datasheet HTML 5Page - Texas Instruments TLK2201AI Datasheet HTML 6Page - Texas Instruments TLK2201AI Datasheet HTML 7Page - Texas Instruments TLK2201AI Datasheet HTML 8Page - Texas Instruments TLK2201AI Datasheet HTML 9Page - Texas Instruments TLK2201AI Datasheet HTML 10Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 6 / 20 page
background image
www.ti.com
DATA RECEPTION
RECEIVER CLOCK SELECT MODE
td(S)
td(S)
td(H)
td(H)
K28.5
DXX.X
DXX.X
DXX.X
K28.5
DXX.X
RBC0
RBC1
SYNC
RD(0−9)
td(H)
td(S)
K28.5
DXX.X
DXX.X
DXX.X
K28.5
DXX.X
RBC0
SYNC
RD(0−9)
TLK2201A
TLK2201AI
SLLS572B – JUNE 2003 – REVISED SEPTEMBER 2007
The receiver portion deserializes the differential serial data. The serial data is retimed based on an interpolated
clock generated from the reference clock. The serial data is then aligned to the 10-bit word boundaries and
presented to the protocol controller along with receive byte clocks (RBC0, RBC1).
There are two modes of operation for the parallel busses. 1) The 10-bit (TBI) mode and 2) 5-bit (DDR) mode.
When in TBI mode, there are two user-selectable clock modes that are controlled by the RBCMODE terminal. 1)
Full-rate clock on RBC0 and 2) Half-rate clocks on RBC0 and RBC1. When in the DDR mode, only a full-rate
clock is available on RBC0; see Table 1.
Table 1. Mode Selection
FREQUENCY
FREQUENCY
MODESEL
RBCMODE
MODE
(TLK2201A)
(TLK2201AI)
0
0
TBI half-rate
100–125 MHz
120–125 MHz
0
1
TBI full-rate
100–160 MHz
120–160 MHz
1
0
DDR
100–125 MHz
120–125 MHz
1
1
DDR
100–125 MHz
120–125 MHz
In the half-rate mode, two receive byte clocks (RBC0 and RBC1) are 180 degrees out of phase and operate at
one-half the data rate. The clocks are generated by dividing down the recovered clock. The received data is
output with respect to the two receive byte clocks (RBC0, RBC1) allowing a protocol device to clock the parallel
bytes using the RBC0 and RBC1 rising edges. The outputs to the protocol device, byte 0 of the received data
valid on the rising edge of RBC1. See the timing diagram shown in Figure 2.
Figure 2. Synchronous Timing Characteristics Waveforms (TBI half-rate mode)
In the normal-rate mode, only RBC0 is used and operates at full data rate (i.e., 1.25 Gbps data rate produces a
125 MHz clock). The received data is output with respect to the rising edge of RBC0. RBC1 is low in this mode.
See the timing diagram shown in Figure 3.
Figure 3. Synchronous Timing Characteristics Waveforms (TBI full-rate mode)
6
Submit Documentation Feedback
Copyright © 2003–2007, Texas Instruments Incorporated
Product Folder Link(s): TLK2201A TLK2201AI



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com