전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

Preview PDF HTML

TLV320AIC21 데이터시트(PDF) 30 Page - Texas Instruments

부품명 TLV320AIC21
상세설명  Low-Power, Highly-Integrated, Programmable 16-Bit, 26-KSPS, Dual-Channel CODEC
PDF  56 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  TI1 [Texas Instruments]
홈페이지  http://www.ti.com
Logo TI1 - Texas Instruments

TLV320AIC21 데이터시트(HTML) 30 Page - Texas Instruments

Back Button TLV320AIC21 Datasheet HTML 26Page - Texas Instruments TLV320AIC21 Datasheet HTML 27Page - Texas Instruments TLV320AIC21 Datasheet HTML 28Page - Texas Instruments TLV320AIC21 Datasheet HTML 29Page - Texas Instruments TLV320AIC21 Datasheet HTML 30Page - Texas Instruments TLV320AIC21 Datasheet HTML 31Page - Texas Instruments TLV320AIC21 Datasheet HTML 32Page - Texas Instruments TLV320AIC21 Datasheet HTML 33Page - Texas Instruments TLV320AIC21 Datasheet HTML 34Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 30 / 56 page
background image
www.ti.com
SCLK
FS
DIN
DOUT
64 SCLKS
Data Frame
Control Frame
Slot 0
CH1 16-Bit DAC
Slot 2
CH1 Register Data
CH1 Register Data
CH2 Register Data
Slot 3
CH2 Register Data
Slot 1
CH2 16-Bit DAC
CH1 16-Bit ADC
CH2 16-Bit ADC
SCLK
FS
DIN/
DOUT
0
1
2
2n-1
2n-2
2n-3
Master Slave
n-1
Slave
n-2
Slave
3
Slave
2
Slave
1
Master
Slave
n-1
Slave
n-2
Slave
3
Slave
2
Slave
1
Data Frame
Control Frame
(Register R/W)
16 SCLKs Per Slot
Slot
Number
NOTE: n/2 is the total number of AIC20s in the cascade
Continuous Data Transfer Mode
SCLK
32 SCLKS
Data Frame
Slot 0
CH1 16-Bit DAC
CH1 16-Bit ADC
CH1 16-Bit ADC
CH2 16-Bit ADC
CH2 16-Bit ADC
Slot 0
CH1 16-Bit DAC
Slot 1
CH2 16-Bit DAC
Slot 1
CH2 16-Bit DAC
Data Frame
FS
DIN
DOUT
TLV320AIC20, TLV320AIC21
TLV320AIC24, TLV320AIC25
TLV320AIC20K, TLV320AIC24K
SLAS363D – MARCH 2002 – REVISED APRIL 2005
Figure 23. Programming Mode: Stand-Alone Timing
Figure 24. Standard Operation/Programming Mode: Master-Slave Cascade Timing
The continuous data transfer mode, selected by setting bit D6 of each codec's control register 1 to 1, contains
conversion data only. In continuous data transfer mode, the control frame is eliminated, and the period of FS
signal contains only the data frame in which the 16-bit data is transferred contiguously, with no inactivity between
bits. The control frame can be reactivated by setting the LSB of DIN data to 1 if the data is in the 15+1 format. To
return the programming mode in the 16-bit DAC data format mode, write 0 in bit D6 of each codec's control
register 1 using I
2C or S2C, or do a hardware reset to come out of continuous data transfer mode. If continuous
data transfer mode needs to be used with turbo mode, then the codec should first be set in turbo mode before it
is switched from the default programming mode to the continuous data transfer mode.
Figure 25. Standard Operation/Continuous Data Transfer Mode: Stand-Alone Timing
30



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com