 |
전자부품 데이터시트 검색엔진 |
|
|
전자부품 데이터시트 검색엔진 |
|
TMS320F241FN 데이터시트(PDF) 13 Page - Texas Instruments |
|
|
|||||||||||||||||||||||||||||
TMS320F241FN 데이터시트(HTML) 13 Page - Texas Instruments |
|
|
13 / 122 page  TMS320F243, TMS320F241 DSP CONTROLLERS SPRS064D − DECEMBER 1997 − REVISED FEBRUARY 2006 13 POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251−1443 Terminal Functions - F243 PGE Package (Continued) NAME 144 LQFP TYPE† RESET STATE‡ DESCRIPTION NAME NO. TYPE† STATE‡ DESCRIPTION TEST SIGNALS (CONTINUED) TRST 30 I I JTAG test reset with internal pulldown. TRST, when driven high, gives the scan system control of the operations of the device. If this signal is not connected or driven low, the device operates in its functional mode, and the test reset signals are ignored. ( ↓) EMU0 45 I/O I Emulator I/O pin 0 with internal pullup. When TRST is driven high, this pin is used as an interrupt to or from the emulator system and is defined as input/output through the JTAG scan. ( ↑) EMU1/OFF 47 I/O I Emulator I/O pin 1 with internal pullup. When TRST is driven high, this pin is used as an interrupt to or from the emulator system and is defined as input/output through JTAG scan. ( ↑) SUPPLY SIGNALS 14 15 36 36 36 37 40 70 70 VSSO 73 − − Digital logic and buffer ground reference VSSO 108 − − Digital logic and buffer ground reference 111 117 124 129 129 131 34 39 VDDO 72 − − Digital logic and buffer supply voltage VDDO 75 − − Digital logic and buffer supply voltage 106 109 17 VDD 53 − − Digital logic supply voltage VDD 125 − − Digital logic supply voltage 16 VSS 32 − − Digital logic ground reference VSS 51 − − Digital logic ground reference 127 † I = input, O = output, Z = high impedance ‡ The reset state indicates the state of the pin at reset. If the pin is an input, indicated by an I, its state is determined by user design. If the pin is an output, its level at reset is indicated. § At reset, the device comes up with AVIS mode enabled. The data bus is in output mode while AVIS is enabled. NOTE: Bold, italicized pin names indicate pin function after reset. LEGEND: ↑ − Internal pullup ↓ − Internal pulldown (Typical active pullup/pulldown value is 150 µA.) |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Korean ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
