TNETX3150GGP datasheet(67/113 Pages) TI1

67 / 113 page

TNETX3150/TNETX3150A

ThunderSWITCH™ 15-PORT 10-/100-MBIT/S ETHERNET™ SWITCH

SPWS027F – FEBRUARY 1997 – REVISED SEPTEMBER 1997

POST OFFICE BOX 655303

• DALLAS, TEXAS 75265

port structures (continued)

QM for store-and-forward operation (see Figure 26)

Free Queue Register

Working Register

List of Empty External DRAM Buffers

Four-Entry,

Free-Buffer Stack

Channel 0

Channel 1

Channel 14

Channel 0

Channel 1

Channel 14

Length

Tail

Head

Tail

Length

Receive

Queue for

Channel 0

RX FIFO Buffers

1. RX FIFO buffer

receives frame data.

TX FIFO Buffers

6. Free buffer

returned to the

working buffer, first

entry in the stack, or

to the free queue if

stack is full.

2. Full FIFO buffer transferred to next free

DRAM buffer in stack or free queue.

3. Frame from receive queue 1

transferred by updating transmit

queue 14 pointers (in this case

four buffers are linked).

5. External buffer

moved from DRAM to

the TX FIFO and output

Head

Tail

Length

Tail

Head

Transmit Queue for

Other Channels

Transmit queue

for channel 14

4. Maximum transmit queue length

determined by register settings.

Receive Queue for

Other Channels

Figure 26. Queue Management for Store and Forward

TNETX3150GGP 데이터시트(PDF) 67 Page - Texas Instruments

TNETX3150GGP 데이터시트(HTML) 67 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

데이터시트 다운로드

링크 URL