| 전자부품 데이터시트 검색엔진 |
|
TNETX3150A 데이터시트(PDF) 51 Page - Texas Instruments |
|
|
|||||||||||||||||||||||||||||
TNETX3150A 데이터시트(HTML) 51 Page - Texas Instruments |
|
51 / 113 page ![]() TNETX3150/TNETX3150A ThunderSWITCH™ 15-PORT 10-/100-MBIT/S ETHERNET™ SWITCH SPWS027F – FEBRUARY 1997 – REVISED SEPTEMBER 1997 51 POST OFFICE BOX 655303 • DALLAS, TEXAS 75265 DRAM flag register at 0x00D8 BIT 7 6 5 4 3 2 1 0 DRAMACT Reserved DRAMFLAG BIT NAME FUNCTION 7 DRAMACT DRAM test access. DRAMACT contains the status of a DRAM test access READ or WRITE. When this activity bit is high, the DRAM access is being performed. When this bit is low, the DRAM access has completed. After a DRAM test access buffer is read, the user should detect a falling edge on this bit before proceeding to use the accessed data. 6–4 Reserved Reserved 3–0 DRAMFLAG DRAM flag field. DRAMFLAG holds a value that maps to the flag field of a DRAM buffer when accessed in DRAM test-access mode. DRAM addr register at 0x00D9–0x00DB BIT 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 R/W DRAMADDRESS BIT NAME FUNCTION 23 R/W DRAM test access read/write. R/W determines whether the contents of channel 0’s FIFO, DRAM data, and DRAMFLAG are read from DRAM or written to DRAM. When high, the write operation is performed. When low, a read operation is performed. 22–0 DRAMADDRESS DRAM starting word address. DRAMADDRESS is a 23-bit DRAM address marking the starting word location for a DRAM test access buffer operation. The DRAM address space (as used in this register) is not flat. It is partitioned in the following manner: BIT 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 Reserved DX02 RAS DX02 CAS DX01 RAS DX01 CAS DX00 RAS DX00 CAS Row address (8 bits) Column address (8 bits) BIT NAME FUNCTION 22 Reserved 21 DX02 Extended address bit 2 (RAS) 20 DX02 Extended address bit 2 (CAS) 19 DX01 Extended address bit 1 (RAS) 18 DX01 Extended address bit 1 (CAS) 17 DX00 Extended address bit 0 (RAS) 16 DX00 Extended address bit 0 (CAS) 15–8 RAS Row address for DRAM (most-significant bit = bit 15) 7–0 CAS Column address for DRAM (most-significant bit = bit 7) |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |