| 전자부품 데이터시트 검색엔진 |
|
SN0402002DBVR 데이터시트(PDF) 19 Page - Texas Instruments |
|
|
|||||||||||||||||||||||||||||
SN0402002DBVR 데이터시트(HTML) 19 Page - Texas Instruments |
|
19 / 31 page ![]() Monitored Voltage RP1 Pullup Voltage 1 2 3 4 5 6 MR Signal RP2 Pullup Voltage RSTSENSE Flag RSTVDD Flag R1 R2 TPS3106 CVDD TPS3103, TPS3106, TPS3110 www.ti.com SLVS363F – AUGUST 2001 – REVISED NOVEMBER 2015 10 Power Supply Recommendations These devices are designed to operate from an input supply with a voltage range between 0.9 V and 3.3 V. Though not required, it is good analog design practice to place a 0.1- μF ceramic capacitor close to the VCC pin if the input supply is noisy. 11 Layout 11.1 Layout Guidelines Follow these guidelines to lay out the printed-circuit-board (PCB) that is used for the TPS310x and TPS3110x family of devices. • Place the VDD decoupling capacitor close to the device. • Avoid using long traces for the VCC supply node. The VCC capacitor (CVDD), along with parasitic inductance from the supply to the capacitor, can form an LC tank and create ringing with peak voltages above the maximum VDD voltage. 11.2 Layout Example Figure 19. Example Layout (DBV Package) Copyright © 2001–2015, Texas Instruments Incorporated Submit Documentation Feedback 19 Product Folder Links: TPS3103 TPS3106 TPS3110 |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |