전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

PCM1602 데이터시트(PDF) 19 Page - Texas Instruments

부품명 PCM1602
상세설명  24-Bit, 192kHz Sampling, 6-Channel, Enhanced Multilevel, Delta-Sigma DIGITAL-TO-ANALOG CONVERTER
PDF  29 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  TI [Texas Instruments]
홈페이지  http://www.ti.com
Logo TI - Texas Instruments

PCM1602 데이터시트(HTML) 19 Page - Texas Instruments

Back Button PCM1602 Datasheet HTML 15Page - Texas Instruments PCM1602 Datasheet HTML 16Page - Texas Instruments PCM1602 Datasheet HTML 17Page - Texas Instruments PCM1602 Datasheet HTML 18Page - Texas Instruments PCM1602 Datasheet HTML 19Page - Texas Instruments PCM1602 Datasheet HTML 20Page - Texas Instruments PCM1602 Datasheet HTML 21Page - Texas Instruments PCM1602 Datasheet HTML 22Page - Texas Instruments PCM1602 Datasheet HTML 23Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 19 / 29 page
background image
PCM1602
19
SBAS163
B15
B14
B13
B12
B11
B10
B9
B8
B7
B6
B5
B4
B3
B2
B1
B0
REGISTER 9
R/W
IDX6
IDX5
IDX4
IDX3
IDX2
IDX1
IDX0
RSV
RSV
FLT
CLKD
CLKE
FMT2
FMT1
FMT0
R/W
Read/Write Mode Select
When R/W = 0, a write operation is performed.
When R/W = 1, a read operation is performed.
Default Value: 0
FLT
Digital Filter Roll-Off Control
These bits are Read/Write.
Default Value: 0
FLT = 0
Sharp Roll-Off (default)
FLT = 1
Slow Roll-Off
The FLT bit allows the user to select the digital filter roll-off that is best suited to their application. Two
filter roll-off sections are available: Sharp or Slow. The filter responses for these selections are shown in
the Typical Performance Curves section of this data sheet.
CLKD
SCKO Frequency Selection
This bit is Read/Write.
Default Value: 0
CLKD = 0
Full Rate, fSCKO = fSCKI (default)
CLKD = 1
Half Rate, fSCKO = fSCKL/2
The CLKD bit is used to determine the clock frequency at the system clock output pin, SCKO.
CLKE
SCKO Output Enable
This bit is Read/Write.
Default Value: 0
CLKE = 0
SCKO Enabled (default)
CLKE = 1
SCKO Disabled
The CLKE bit is used to enable or disable the system clock output pin, SCKO. When SCKO is enabled, it will
output either a full or half rate clock, based upon the setting of the CLKD bit. When SCKO is disabled, it is set
to a LOW level.
FMT[2:0]
Audio Interface Data Format
These bits are Read/Write.
Default Value: 000B
FMT[2:0]
Audio Data Format Selection
000
24-Bit Standard Format, Right-Justified Data (default)
001
20-Bit Standard Format, Right-Justified Data
010
18-Bit Standard Format, Right-Justified Data
011
16-Bit Standard Format, Right-Justified Data
100
I2S Format, 16- to 24-bits
101
Left-Justified Format, 16- to 24-Bits
110
Reserved
111
Reserved
The FMT[2:0] bits are used to select the data format for the serial audio interface.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com