 |
전자부품 데이터시트 검색엔진 |
|
|
전자부품 데이터시트 검색엔진 |
|
QL8325 데이터시트(PDF) 10 Page - List of Unclassifed Manufacturers |
|
|
|||||||||||||||||||||||||||||
QL8325 데이터시트(HTML) 10 Page - List of Unclassifed Manufacturers |
|
|
10 / 49 page  ZZZTXLFNORJLFFRP 4XLFN/RJLF&RUSRUDWLRQ (FOLSVH,, )DPLO\ 'DWD 6KHHW5HY % Preliminary ,2&HOO6WUXFWXUH Eclipse-II features a variety of distinct I/O pins to maximize performance, functionality, and flexibility with bi-directional I/O pins and input-only pins. All input and I/O pins are 1.8 V, 2.5 V, and 3.3 V tolerant and comply with the specific I/O standard selected. For single ended I/O standards, VCCIO specifies the input tolerance and the output drive. For voltage referenced I/O standards (e.g SSTL), the voltage supplied to the INREF pins in each bank specifies the input switch point. For example, the VCCIO pins must be tied to a 3.3 V supply to provide 3.3 V compliance. Eclipse-II can also support the LVDS and LVPECL I/O standards with the use of external resistors ( see 7DEOH ). As designs become more complex and requirements more stringent, several application-specific I/O standards have emerged for specific applications. I/O standards for processors, memories, and a variety of bus applications have become commonplace and a requirement for many systems. In addition, I/O timing has become a greater issue with specific requirements for setup, hold, clock to out, and switching times. Eclipse-II has addressed these new system requirements and now includes a completely new I/O cell which consists of programmable I/Os as well as a new cell structure consisting of three registers—Input, Output, and OE. Eclipse-II offers banks of programmable I/Os that address many of the bus standards that are popular today. As shown in )LJXUH each bi-directional I/O pin is associated with an I/O cell which features an input register, an input buffer, an output register, a three-state output buffer, an output enable register, and 2 two-to-one output multiplexers. 7DEOH ,26WDQGDUGVDQG$SSOLFDWLRQV ,26WDQGDUG 5HIHUHQFH9ROWDJH 2XWSXW 9ROWDJH $SSOLFDWLRQ LVTTL n/a 3.3 V General Purpose LVCMOS25 n/a 2.5 V General Purpose LVCMOS18 n/a 1.8 V General Purpose PCI n/a 3.3 V PCI Bus Applications GTL+ 1 n/a Backplane SSTL3 1.5 3.3 V SDRAM SSTL2 1.25 2.5 V SDRAM |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Korean ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
