ST72561R9 datasheet(37/262 Pages) STMICROELECTRONICS

37 / 262 page

ST72561

37/262

INTERRUPTS (Cont’d)

7.6.2 Register Description

EXTERNAL INTERRUPT CONTROL

Read /Write

Reset Value: 0000 0000 (00h)

Bit 7:6 = IS3[1:0] ei3 sensitivity

The interrupt sensitivity, defined using the IS3[1:0]

bits, is applied to the ei3 external interrupts:

These 2 bits can be written only when I1 and I0 of

the CC register are both set to 1 (level 3).

Bit 5:4 = IS2[1:0] ei2 sensitivity

The interrupt sensitivity, defined using the IS2[1:0]

bits, is applied to the ei2 external interrupts:

These 2 bits can be written only when I1 and I0 of

the CC register are both set to 1 (level 3).

Bit 3:2 = IS1[1:0] ei1 sensitivity

The interrupt sensitivity, defined using the IS1[1:0]

bits, is applied to the ei1 external interrupts:

These 2 bits can be written only when I1 and I0 of

the CC register are both set to 1 (level 3).

Bit 1:0 = IS0[1:0] ei0 sensitivity

The interrupt sensitivity, defined using the IS0[1:0]

bits, is applied to the ei0 external interrupts:

These 2 bits can be written only when I1 and I0 of

the CC register are both set to 1 (level 3).

EXTERNAL INTERUPT CONTROL REGISTER 1

(EICR1)

Read /Write

Reset Value: 0000 0000 (00h)

BIt 7:2 = Reserved

Bit 1 = TLIS Top Level Interrupt sensitivity

This bit configures the TLI edge sensitivity. It can

be set and cleared by software only when TLIE bit

is cleared.

0: Falling edge

1: Rising edge

Bit 0 = TLIE Top Level Interrupt enable

This bit allows to enable or disable the TLI capabil-

ity on the dedicated pin. It is set and cleared by

software.

0: TLI disabled

1: TLI enabled

Notes:

– A parasitic interrupt can be generated when

clearing the TLIE bit.

– In some packages, the TLI pin is not available. In

this case, the TLIE bit must be kept low to avoid

parasitic TLI interrupts.

IS31

IS30

IS21

IS20

IS11

IS10

IS01

IS00

IS31 IS30

External Interrupt Sensitivity

Falling edge & low level

Rising edge only

Falling edge only

Rising and falling edge

IS21 IS20

External Interrupt Sensitivity

Falling edge & low level

Rising edge only

Falling edge only

Rising and falling edge

IS11 IS10

External Interrupt Sensitivity

Falling edge & low level

Rising edge only

Falling edge only

Rising and falling edge

IS01 IS00

External Interrupt Sensitivity

Falling edge & low level

Rising edge only

Falling edge only

Rising and falling edge

0000

TLIS

TLIE

ST72561R9 데이터시트(PDF) 37 Page - STMicroelectronics

ST72561R9 데이터시트(HTML) 37 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

데이터시트 다운로드

링크 URL