| 전자부품 데이터시트 검색엔진 |
|
DA7217 데이터시트(PDF) 91 Page - Dialog Semiconductor |
|
|
|||||||||||||||||||||||||||||
DA7217 데이터시트(HTML) 91 Page - Dialog Semiconductor |
|
91 / 171 page ![]() DA7217 Ultra-Low Power Stereo Codec Datasheet Revision 2.5 01 Sep 2016 CFR0011-120-00 91 of 171 © 2016 Dialog Semiconductor Table 107: DAI_CLK_MODE (Page 0: 0x00000090) Bit Mode Symbol Description Reset 7 R/W dai_clk_en DAI master mode control 0 = Slave mode (BCLK/WCLK inputs) 1 = Master mode (BCLK/WCLK outputs) 0x0 4 R/W dai_wclk_tri_state WCLK tri-state control 0 = WCLK state set by the dai_clk_en (WCLK is set as the output in master mode, and as the input in slave mode) 1 = WCLK forced as an input 0x0 3 R/W dai_wclk_pol DAI word clock polarity control 0 = Normal polarity 1 = Inverted polarity 0x0 2 R/W dai_clk_pol DAI bit clock polarity control 0 = Normal polarity 1 = Inverted polarity 0x0 1:0 R/W dai_bclks_per_wclk Number of BCLK cycles per WCLK period in DAI master mode 00 = 32 BCLK cycles per WCLK 01 = 64 BCLK cycles per WCLK 10 = 128 BCLK cycles per WCLK 11 = 256 BCLK cycles per WCLK 0x1 |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |