전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

CY28343OC 데이터시트(PDF) 4 Page - Cypress Semiconductor

부품명 CY28343OC
상세설명  Zero Delay SDR/DDR Clock Buffer
PDF  10 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  CYPRESS [Cypress Semiconductor]
홈페이지  http://www.cypress.com
Logo CYPRESS - Cypress Semiconductor

CY28343OC 데이터시트(HTML) 4 Page - Cypress Semiconductor

  CY28343OC Datasheet HTML 1Page - Cypress Semiconductor CY28343OC Datasheet HTML 2Page - Cypress Semiconductor CY28343OC Datasheet HTML 3Page - Cypress Semiconductor CY28343OC Datasheet HTML 4Page - Cypress Semiconductor CY28343OC Datasheet HTML 5Page - Cypress Semiconductor CY28343OC Datasheet HTML 6Page - Cypress Semiconductor CY28343OC Datasheet HTML 7Page - Cypress Semiconductor CY28343OC Datasheet HTML 8Page - Cypress Semiconductor CY28343OC Datasheet HTML 9Page - Cypress Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 4 / 10 page
background image
CY28343
Document #: 38-07369 Rev. *A
Page 4 of 10
Note:
4.
These bits will be ignored in DDR mode. See Table 1 on page 1.
Table 4. Byte Read and Byte Write Protocol
Byte Write Protocol
Byte Read Protocol
Bit
Description
Bit
Description
1
Start
1
Start
2:8
Slave address – 7 bits
2:8
Slave address – 7 bits
9
Write
9
Write
10
Acknowledge from slave
10
Acknowledge from slave
11:18
Command Code - 8 bits'1xxxxxxx' stands for
byte operationbit[6:0] of the command code rep-
resents the offset of the byte to be accessed
11:18
Command Code – 8 bits'1xxxxxxx' stands for
byte operationbit[6:0] of the command code rep-
resents the offset of the byte to be accessed
19
Acknowledge from slave
19
Acknowledge from slave
20:27
Byte Count – 8 bits
20
Repeat start
28
Acknowledge from slave
21:27
Slave address – 7 bits
29
stop
28
Read
29
Acknowledge from slave
30:37
Data byte from slave – 8 bits
38
Not Acknowledge
39
stop
Byte 0: Output Register (1 = Enable, 0 = Disable)[4]
Bit
@Pup
Pin #
Description
7
1
29,30
DDRT/C0. 1 = Enable, 0 = Output disabled asynchronously in a low state
6
1
31,32
DDRT/C1. 1 = Enable, 0 = Output disabled asynchronously in a low state
5
1
35,36
DDRT/C2. 1 = Enable, 0 = Output disabled asynchronously in a low state
4
1
37,38
DDRT/C3. 1 = Enable, 0 = Output disabled asynchronously in a low state
3
1
41,42
DDRT/C4. 1 = Enable, 0 = Output disabled asynchronously in a low state
2
1
43,44
DDRT/C5. 1 = Enable, 0 = Output disabled asynchronously in a low state
11
Reserved
0
1
48
SELDDR_DDR hardware setting value. Read only.
Byte 1: Output Register (1 = Enable, 0 = Disable)[4]
Bit
@Pup
Pin #
Description
7
1
12
SDRAM7. 1 = Enable, 0 = Output disabled asynchronously in a low state
6
1
11
SDRAM6. 1 = Enable, 0 = Output disabled asynchronously in a low state
5
1
9
SDRAM5. 1 = Enable, 0 = Output disabled asynchronously in a low state
4
1
8
SDRAM4. 1 = Enable, 0 = Output disabled asynchronously in a low state
3
1
5
SDRAM3. 1 = Enable, 0 = Output disabled asynchronously in a low state
2
1
4
SDRAM2. 1 = Enable, 0 = Output disabled asynchronously in a low state
1
1
3
SDRAM1. 1 = Enable, 0 = Output disabled asynchronously in a low state
0
1
2
SDRAM0. 1 = Enable, 0 = Output disabled asynchronously in a low state



Html Pages

1 2 3 4 5 6 7 8 9 10


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com