전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

AS4C32M16D2 데이터시트(PDF) 7 Page - Alliance Semiconductor Corporation

부품명 AS4C32M16D2
상세설명  512M (32M x 16 bit) DDRII Synchronous DRAM
PDF  70 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  ALSC [Alliance Semiconductor Corporation]
홈페이지  https://www.alliancememory.com
Logo ALSC - Alliance Semiconductor Corporation

AS4C32M16D2 데이터시트(HTML) 7 Page - Alliance Semiconductor Corporation

Back Button AS4C32M16D2 Datasheet HTML 3Page - Alliance Semiconductor Corporation AS4C32M16D2 Datasheet HTML 4Page - Alliance Semiconductor Corporation AS4C32M16D2 Datasheet HTML 5Page - Alliance Semiconductor Corporation AS4C32M16D2 Datasheet HTML 6Page - Alliance Semiconductor Corporation AS4C32M16D2 Datasheet HTML 7Page - Alliance Semiconductor Corporation AS4C32M16D2 Datasheet HTML 8Page - Alliance Semiconductor Corporation AS4C32M16D2 Datasheet HTML 9Page - Alliance Semiconductor Corporation AS4C32M16D2 Datasheet HTML 10Page - Alliance Semiconductor Corporation AS4C32M16D2 Datasheet HTML 11Page - Alliance Semiconductor Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 7 / 70 page
background image
AS4C32M16D2
Alliance Memory Inc. 551 Taylor Way, San Carlos, CA 94070
TEL: (650) 610-6800
FAX: (650) 620-9211
Alliance Memory Inc. reserves the right to change products or specification without notice.
7
Rev. 1.1
Feb. /2013
Operation Mode
Table 4 shows the truth table for the operation commands.
Table 4. Truth Table (Note (1), (2))
Command
State
CKEn-1
CKEn DM
BA0,1
A10 A0-9, 11-12
CS#
RAS#
CAS#
WE#
BankActivate
Idle(3)
H
H
X
V
Row address
L
L
H
H
Single Bank Precharge
Any
H
H
X
V
L
X
L
L
H
L
All Banks Precharge
Any
H
H
X
X
H
X
L
L
H
L
Write
Active(3)
H
H
X
V
L
Column
address
(A0 – A9)
L
H
L
L
Write with AutoPrecharge
Active(3)
H
H
X
V
H
L
H
L
L
Read
Active(3)
H
H
X
V
L
Column
address
(A0 – A9)
L
H
L
H
Read and Autoprecharge
Active(3)
H
H
X
V
H
L
H
L
H
Extended Mode Register Set
Idle
H
H
X
V
OP code
L
L
L
L
No-Operation
Any
H
X
X
X
X
X
L
H
H
H
Burst Stop
Active(4)
H
X
X
X
X
X
L
H
H
L
Device Deselect
Any
H
X
X
X
X
X
H
X
X
X
Refresh
Idle
H
H
X
X
X
X
L
L
L
H
SelfRefresh Entry
Idle
H
L
X
X
X
X
L
L
L
H
SelfRefresh Exit
Idle
L
H
X
X
X
X
H
X
X
X
L
H
H
H
Power Down Mode Entry
Idle
H
L
X
X
X
X
H
X
X
X
L
H
H
H
Power Down Mode Exit
Any
L
H
X
X
X
X
H
X
X
X
L
H
H
H
Data Input Mask Disable
Active
H
X
L
X
X
X
X
X
X
X
Data Input Mask Enable(5)
Active
H
X
H
X
X
X
X
X
X
X
NOTE 1:
V=Valid data, X=Don't Care, L=Low level, H=High level
NOTE 2:
CKEn signal is input level when commands are provided.
NOTE 3:
CKEn-1 signal is input level one clock cycle before the commands are provided.
NOTE 4:
These are states of bank designated by BA signal.
NOTE 5:
Device state is 4, and 8 burst operation.
NOTE 6:
LDM and UDM can be enabled respectively.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com