| 전자부품 데이터시트 검색엔진 |
|
PC87382 데이터시트(PDF) 17 Page - National Semiconductor (TI) |
|
|
|
|||||||||||||||||||||||||||||
PC87382 데이터시트(HTML) 17 Page - National Semiconductor (TI) |
|
17 / 72 page ![]() 2.0 Power, Reset and Clocks (Continued) Revision 1.2 17 www.national.com Figure 2. XOR Tree (Simplified Diagram) The maximum propagation delay through the XOR tree, from the first pin in the chain to XOR_OUT is 200 ns. 2.4.3 Test Mode Entry Sequence Table 5 shows the decoding values required to enter each test mode. The test modes are decoded from the TEST and TRIS strap pins and are latched into PC87382 on power up. Table 5. Test Mode Selection Test Mode TEST TRIS No Test Mode Selected 1 1 ICT 1 0 XOR Tree 0 1 Reserved exclusively for NSC use 0 0 VDD XOR_OUT Pin 17 Pin 18 Pin 48 Pin 1 Pin 15 Pin 16 |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |