PC87382-VBH datasheet(35/72 Pages) NSC

35 / 72 page

3.0 Device Architecture and Configuration (Continued)

Revision 1.2

www.national.com

3.10.6 GPIO Event Routing Register (GPEVR)

This register enables the routing of the GPIO event to IRQ signals. It is implemented only for ports 0,1 which have event

detection capability. This register is reset by hardware to 00h.

Location: Index F2h

Type:

R/W

R/W or

EVPOL (Event Polarity). (Ports 0 and 1 with event detection capability). This bit deﬁnes the polarity of

the signal that issues an interrupt from the corresponding GPIO pin (falling/low or rising/high).

0: Falling edge or low level input (default).

1: Rising edge or high level input.

Reserved. (Port 2). Always 0.

R/W or

EVTYPE (Event Type). (Ports 0 and 1 with event detection capability). This bit deﬁnes the type of the

signal that issues an interrupt from the corresponding GPIO pin (edge or level).

0: Edge input (default).

1: Level input.

Reserved. (Port 2). Always 0.

R/W1S LOCKCFP (Lock Configuration of Pin). When set to 1, this bit locks the GPIO pin conﬁguration and

data (see also Section 5.4 on page 41) by disabling writing to itself, to GPCFG register bits PUPCTL,

OUTTYPE and OUTENA, and to the corresponding bit in GPDO register. Once set, this bit can only be

cleared by Hardware reset.

0: R/W bits are enabled for write (default).

1: All bits are RO.

R/W or

PUPCTL (Pull-Up Control). This bit is used to enable/disable the internal pull-up capability of the

corresponding GPIO pin. It supports open-drain output signals with internal pull-ups and TTL input

signals.

0: Disabled.

1: Enabled (default).

R/W or

OUTTYPE (Output Type). This bit controls the output buffer type (open-drain or push-pull) of the

corresponding GPIO pin.

0: Open-drain (default).

1: Push-pull.

R/W or

OUTENA (Output Enable). This bit indicates the GPIO pin output state. It has no effect on the input

path.

0: TRI-STATE (default).

1: Output enabled.

Bit

76543210

Name

Reserved

EV2IRQ

Reset

00000000

Bit

Description

7-1

Reserved.

EV2IRQ (Event to IRQ Routing). Controls the routing of the event from the selected GPIO pin to IRQ; see

Section 5.3.2 on page 40.

0: Disabled (default).

1: Enabled.

Bit

Type

Description

PC87382-VBH 데이터시트(PDF) 35 Page - National Semiconductor (TI)

PC87382-VBH 데이터시트(HTML) 35 Page - National Semiconductor (TI)

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72

데이터시트 다운로드

링크 URL