ST92185B datasheet(63/178 Pages) STMICROELECTRONICS

63 / 178 page

63/178

ST92185B - TIMING AND CLOCK CONTROLLER

FREQUENCY MULTIPLIERS (Cont’d)

For the Off-chip filter components please refer to

the Required External Components figure provid-

ed in the first section of the data sheet.

The frequency multipliers are off during and upon

exiting from the reset phase. The user must pro-

gram the desired multiplying factor, start the multi-

plier and then wait for its stability.

Once the Core/Peripherals multiplier is stabilized,

the Main Clock controller can be re-programmed

(through the FMSL bit, MCCR.6) to provide the fi-

nal frequency (INTCLK) to the CPU.

The

frequency

multipliers

are

automatically

switched off when the µP enters in HALT mode

(the HALT mode forces the control register to its

reset status).

Table 10. Examples of CPU speed choice

Note: 24 MHz is the max. CPU authorized frequency.

Table 11. DOTCK/2 frequency choices

(*) Preferred values for 4/3.

(**) 16/9 screen formats.

Note: 18 MHz is the min. DOTCK/2 authorized frequency.

Table 12. External PLL Filter Stabilisation time

Crystal

Frequency

FML

(3:0)

Internal Frequency

(Fimf)

4 MHz

10 MHz

4 MHz

12 MHz

4 MHz

14 MHz

4 MHz

16 MHz

4 MHz

18 MHz

4 MHz

24 MHz

SKW

(3:0)

DOTCK/2

18 MHz

20 MHz(*)

22 MHz

24 MHz (**)

Clock Pin Name

Clock Name

Control Register

Stabilization Period

MCFM

Main Clock PLL Filter Input Pin

MCCR

35 ms.

PXFM

Pixel Clock PLL Filter Input Pin

PXCCR

35 ms

ST92185B 데이터시트(PDF) 63 Page - STMicroelectronics

ST92185B 데이터시트(HTML) 63 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

데이터시트 다운로드

링크 URL