| 전자부품 데이터시트 검색엔진 |
|
ST92196A 데이터시트(PDF) 66 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
ST92196A 데이터시트(HTML) 66 Page - STMicroelectronics |
|
66 / 268 page ![]() 66/268 RESET AND CLOCK CONTROL UNIT (RCCU) 5.4 RESET/STOP MANAGER The RESET/STOP Manager resets the device when one of the three following triggering events occurs: – A hardware reset, consequence of a falling edge on the RESET pin. – A software reset, consequence of an HALT in- struction when enabled. – A Watchdog end of count. The RESET input is schmitt triggered. Note: The memorized Internal Reset (called RE- SETI) will be maintained active for a duration of 32768 Oscin periods (about 8 ms for a 4 MHz crys- tal) after the external input is released (set high). This RESETI internal Reset signal is output on the I/O port bit P5.0 (active low) during the whole reset phase until the P5.0 configuration is changed by software. The true internal reset (to all macrocells) will only be released 511 Reference clock periods after the Memorized Internal reset is released. It is possible to know which was the last RESET triggering event, by reading bits 5 and 6 of register CLK_FLAG. Figure 30. Reset Overview n Figure 31. Recommended Signal to be Applied on Reset Pin Build-up Counter RCCU True RESET RESETI Memorized Reset Internal Reset VRESET VDD 0.7 VDD 0.3 VDD 20 µs Minimum |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |