| 전자부품 데이터시트 검색엔진 |
|
TLV5608 데이터시트(PDF) 13 Page - Texas Instruments |
|
|
|
|||||||||||||||||||||||||||||
TLV5608 데이터시트(HTML) 13 Page - Texas Instruments |
|
13 / 16 page ![]() www.ti.com PRESET CTRL0 CTRL1 TLV5608 TLV5610 TLV5629 SLAS268E – MAY 2000 – REVISED MARCH 2004 The outputs of all DAC channels can be driven to a predefined value stored in the Preset register by driving the PRE input low. The PRE input is asynchronous to the clock. D11 D10 D9 D8 D7 D6 D5 D4 D3 D2 D1 D0 X X X X X X X PD DO X X IM PD : Full device power down 0 = normal 1 = power down DO : Digital output enable 0 = disable 1 = enable IM : Input mode 0 = straight binary 1 = twos complement X : Reserved If DOUT is enabled, the data input on DIN is output on DOUT with a 16-cycle delay. That makes it possible to daisy-chain multiple DACs on one serial bus. D11 D10 D9 D8 D7 D6 D5 D4 D3 D2 D1 D0 X X X X PGH PEF PCD PAB SGH SEF SCD SAB PXY : Power down DACXY 0 = normal 1 = power down SXY : Speed DACXY 0 = slow 1 = fast XY : DAC pair AB, CD, EF, or GH In power-down mode, the amplifiers of the selected DAC pair within the device are disabled and the total power consumption of the device is significantly reduced. Power-down mode of a specific DAC pair can be selected by setting the PXY bit within the data word to 1. There are two settling time modes: fast and slow. Fast mode of a DAC pair is selected by setting SXY to 1 and slow mode is selected by setting SXY to 0. 13 |
|
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |