전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

CS9211 데이터시트(PDF) 13 Page - National Semiconductor (TI)

[Old version datasheet] Texas Instruments acquired National semiconductor.
부품명 CS9211
상세설명  Geode CS9211 Graphics Companion Flat Panel Display Controller
PDF  62 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  NSC [National Semiconductor (TI)]
홈페이지  http://www.national.com
Logo NSC - National Semiconductor (TI)

CS9211 데이터시트(HTML) 13 Page - National Semiconductor (TI)

Back Button CS9211 Datasheet HTML 9Page - National Semiconductor (TI) CS9211 Datasheet HTML 10Page - National Semiconductor (TI) CS9211 Datasheet HTML 11Page - National Semiconductor (TI) CS9211 Datasheet HTML 12Page - National Semiconductor (TI) CS9211 Datasheet HTML 13Page - National Semiconductor (TI) CS9211 Datasheet HTML 14Page - National Semiconductor (TI) CS9211 Datasheet HTML 15Page - National Semiconductor (TI) CS9211 Datasheet HTML 16Page - National Semiconductor (TI) CS9211 Datasheet HTML 17Page - National Semiconductor (TI) Next Button
Zoom Inzoom in Zoom Outzoom out
 13 / 62 page
background image
Revision 2.1
13
www.national.com
Signal Definitions (Continued)
2.2.5
Reset, Crystal, and GPIO Pins
Signal Name
Pin No.
Type
(Drive)
Description
RESET#
44
I
System Reset Input
A system reset should be at least as long as one clock cycle of the slowest
of DOTCLK, XTALIN or SCLK. RESET# should be active for at least 1 ms.
XTALIN
48
I
Crystal Oscillator Connection
This pin is the crystal input for the on-chip reference oscillator or a CMOS
clock input from an external reference source. It should be 14.318 MHz.
XTALOUT
49
O
Crystal Oscillator Connection
This pin is the crystal output for the on-chip reference oscillator. If an exter-
nal clock is used, leave this pin unconnected.
GPIO0-GPIO7
70:63
I/O
(4 mA)
General Purpose Inputs/Outputs
Each GPIO pin can be configured independently as an input or output. For
further programming information refer to Section 3.2.13 “General Purpose
I/O Pins” on page 38.
2.2.6
National Semiconductor Internal Test Pins
Signal Name
Pin No.
Type
(Drive)
Description
TEST_SE
47
I
Reserved
This pin must be tied to ground for normal operation. It is a National
Semiconductor internal test mode pin only.
MBIST_EN
45
I
Reserved
This pin must be tied to ground for normal operation. It is a National
Semiconductor internal test mode pin only.
SCAN_EN
46
I
Reserved
This pin must be tied to ground for normal operation. It is a National
Semiconductor internal test mode pin only.
2.2.7
Power and Ground Pins
Signal Name
Pin No.
Type
(Drive)
Description
VDDIO
1, 17, 37,
55, 72,
91, 108,
125
PWR
Power Connection (total of 8 pins)
Power for the DRAM and system interface signals. These pins should be
supplied with 3.3V.
VSSIO
2, 18, 38,
71, 90,
109, 126
GND
Ground Connection (total of 7 pins)
Ground connection.
VDD
36, 73,
144
PWR
Power Connection (total of 3 pins)
Power for the DRAM and system interface signals. These pins should be
supplied with 3.3V.
VSS
19, 54,
89, 128
GND
Ground Connection (total of 4 pins)
Ground connection.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com