전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

LPC47N267 데이터시트(PDF) 32 Page - SMSC Corporation

부품명 LPC47N267
상세설명  100 Pin LPC Notebook I/O with X-Bus Interface
PDF  180 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  SMSC [SMSC Corporation]
홈페이지  http://www.smsc.com
Logo SMSC - SMSC Corporation

LPC47N267 데이터시트(HTML) 32 Page - SMSC Corporation

Back Button LPC47N267 Datasheet HTML 28Page - SMSC Corporation LPC47N267 Datasheet HTML 29Page - SMSC Corporation LPC47N267 Datasheet HTML 30Page - SMSC Corporation LPC47N267 Datasheet HTML 31Page - SMSC Corporation LPC47N267 Datasheet HTML 32Page - SMSC Corporation LPC47N267 Datasheet HTML 33Page - SMSC Corporation LPC47N267 Datasheet HTML 34Page - SMSC Corporation LPC47N267 Datasheet HTML 35Page - SMSC Corporation LPC47N267 Datasheet HTML 36Page - SMSC Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 32 / 180 page
background image
SMSC DS – LPC47N267
Page 32
Rev. 10/23/2000
BIT 7 DSKCHG
This bit monitors the pin of the same name and reflects the opposite value seen on the disk cable or the value
programmed in the Force FDD Status Change Register (CR17).
see the Configuration section for register
description.
PS/2 Mode
7
6
5
4
3
2
1
0
DSK
CHG
1
1
1
1
DRATE
SEL1
DRATE
SEL0
nHIGH
nDENS
RESET
COND.
N/A
N/A
N/A
N/A
N/A
N/A
N/A
1
BIT 0 nHIGH DENS
This bit is low whenever the 500 Kbps or 1 Mbps data rates are selected, and high when 250 Kbps and 300 Kbps are
selected.
BITS 1 - 2 DATA RATE SELECT
These bits control the data rate of the floppy controller. See Table 8 for the settings corresponding to the individual data
rates. The data rate select bits are unaffected by a software reset, and are set to 250 Kbps after a hardware reset.
BITS 3 - 6 UNDEFINED
Always read as a logic "1"
BIT 7 DSKCHG
This bit monitors the pin of the same name and reflects the opposite value seen on the disk cable or the value
programmed in the Force Disk Change Register (CR17). See the Configuration section for register description.
Model 30 Mode
7
6
5
4
3
2
1
0
DSK
CHG
0
0
0
DMAEN NOPREC DRATE
SEL1
DRATE
SEL0
RESET
COND.
N/A
0
0
0
0
0
1
0
BITS 0 - 1 DATA RATE SELECT
These bits control the data rate of the floppy controller. See Table 8 for the settings corresponding to the individual data
rates. The data rate select bits are unaffected by a software reset, and are set to 250 Kbps after a hardware reset.
BIT 2 NOPREC
This bit reflects the value of NOPREC bit set in the CCR register.
BIT 3 DMAEN
This bit reflects the value of DMAEN bit set in the DOR register bit 3.
BITS 4 - 6 UNDEFINED
Always read as a logic "0"
BIT 7 DSKCHG
This bit monitors the pin of the same name and reflects the opposite value seen on the disk cable or the value
programmed in the Force Disk Change Register (CR17). See the Configuration section for register description.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com