| 전자부품 데이터시트 검색엔진 |
|
MCP3913 데이터시트(PDF) 65 Page - Microchip Technology |
|
|
|||||||||||||||||||||||||||||
MCP3913 데이터시트(HTML) 65 Page - Microchip Technology |
|
65 / 82 page ![]() 2013 Microchip Technology Inc. DS20005227A-page 65 MCP3913 bit 14 EN_INT: Enable for the CRCREG interrupt function 1 = The interrupt flag for the CRCREG checksum verification is enabled. The data ready pin (DR) will become logic low and stays logic low if a CRCREG checksum error happens. This interrupt is cleared if the LOCK<7:0> value is made equal to the PASSWORD value (0xA5). 0 = The interrupt flag for the CRCREG checksum verification is disabled. The CRCREG<15:0> bits are still calculated properly and can still be read in this mode. No interrupt is generated even when a CRCREG checksum error happens. (Default) bit 13-12 Reserved: Should be kept equal to 0 at all times bit 11-6 Unimplemented: Read as 0 bit 5-0 DRSTATUS<5:0>: Data ready status bit for each individual ADC channel DRSTATUS<n> = 1 - Channel CHn data is not ready (DEFAULT) DRSTATUS<n> = 0 - Channel CHn data is ready. The status bit is set back to '1' after reading the STATUSCOM register. The status bit is not set back to '1' by the read of the corresponding channel ADC data. REGISTER 8-6: STATUSCOM REGISTER (CONTINUED) |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |