| 전자부품 데이터시트 검색엔진 |
|
UCS1003-1 데이터시트(PDF) 49 Page - Microchip Technology |
|
|
|||||||||||||||||||||||||||||
UCS1003-1 데이터시트(HTML) 49 Page - Microchip Technology |
|
49 / 138 page ![]() 2014-2015 Microchip Technology Inc. DS20005346B-page 49 UCS1003-1/2/3 7.5.2 LATCHED FAULT HANDLING When the LATCH control is high, latch Fault handling is used. When an error condition is detected, the UCS1003-1/2/3 will enter the Error power state and assert the ALERT# pin. Upon command from the host controller (by toggling the PWR_EN control from enabled to disabled or by clearing the ERR bit via SMBus), the UCS1003-1/2/3 will check error conditions once and restore Active operation if error conditions no longer exist. If an error condition still exists, the host controller is required to issue the command again to check error conditions. FIGURE 7-1: Error Recovery Timing (Short-Circuit Example). tRST VBUS IBUS Short Applied ITST tDISCHARGE ITST VTEST Short Detected, VBUS Discharged, Enter Error State Check Short Condition, Short Still Present, Return to Error State Wait tCYCLE Wait tCYCLE Check Short Condition, Short Removed, Return to Normal Operation tCYCLE tCYCLE tRST |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |