| 전자부품 데이터시트 검색엔진 |
|
CL-PD6722 데이터시트(PDF) 39 Page - Cirrus Logic |
|
|
|||||||||||||||||||||||||||||
CL-PD6722 데이터시트(HTML) 39 Page - Cirrus Logic |
|
39 / 128 page ![]() CL-PD6710/’22 ISA–to–PC-Card Host Adapters May 1997 39 PRELIMINARY DATA SHEET v3.1 CHIP CONTROL REGISTERS Bit 5 — Ready/Busy* This bit indicates the state of the RDY/-IREQ pin (see page 17) on the card. If the card has been configured for I/O, then this bit will not be valid. Bit 6 — Card Power On This status bit indicates whether power to the card is on. Refer to Table 5-1 on page 34 for details. Bit 7 — VPP Valid This bit indicates the status of the -VPP_VALID pin (see page 15). 0 Card is not ready. 1 Card is ready. 0 Power to the card is not on. 1 Power to the card is on. 0 This status bit indicates a logic high at the -VPP_VALID pin. 1 This status bit indicates a logic low at the -VPP_VALID pin. |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |