ST72754 datasheet(66/144 Pages) STMICROELECTRONICS

66 / 144 page

ST72774/ST727754/ST72734

66/144

SYNC PROCESSOR (SYNC) (Cont’d)

4.4.8.2 Vertical Output Measurement

The function of vertical pulse measurement is to:

– Capture the number of HSYNCO pulses during

a Low level of VSYNCO.

– Capture the number of HFBACK pulses during a

Low level of VFBACK (maximum accuracy).

Start the measurement by setting VACQ in the

CFGR. When the measurement is completed this

bit is cleared by hardware. The VGENR and CFGR

registers return the result.

The algorithm is shown in Figure 46.

HLine = 2048 - (V11bits)

Hline maximum value = 2048 (even if real value is

greater)

V11bits = VGENR(8 MSB) and Q'2,Q'1,Q'0 (3

LSB). Refer to Figure 44.

Note: In case of pre/post equalization pulses, set the

2FHINH bit in the CFGR register.

4.4.8.3 Detection of pre equalization pulses

This function uses two bits:

– 2FHDET in POLR register continuously updated

by hardware

– 2FHLAT in LATR register set by hardware when

a higher frequency is detected and reset by soft-

ware

A measurement of the low level of HSYNCO is

necessary before reading this information.

Note: Reset the 2FHLAT bit in the LATR register on the

third Hsync pulse after the Vsync pulse.

Figure 46. Vertical Output Measurement

VR02118B

END

VGENR & CFGR=Result

VACQ=0?

Measure H Lines

Disable V correction Mode

VCORDIS=1, VEXT=0

Disable H internal generation

HVGEN=0

H & VSYNCO Positive polarity

Necessary if Signals

are H/VSYNCO

Select H/VBACK or H/VSYNCO

FBSEL=0 or 1

VACQ=1

Start measurement

Yes

ST72754 데이터시트(PDF) 66 Page - STMicroelectronics

ST72754 데이터시트(HTML) 66 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

데이터시트 다운로드

링크 URL