| 전자부품 데이터시트 검색엔진 |
|
ADSP2186 데이터시트(PDF) 19 Page - Analog Devices |
|
|
|||||||||||||||||||||||||||||
ADSP2186 데이터시트(HTML) 19 Page - Analog Devices |
|
19 / 32 page ![]() ADSP-2186 REV. 0 –19– Parameter Min Max Unit Bus Request/Grant Timing Requirements: tBH BR Hold after CLKOUT High 1 0.25 tCK + 2 ns tBS BR Setup before CLKOUT Low 1 0.25 tCK + 17 ns Switching Characteristics: tSD CLKOUT High to xMS, RD, WR Disable 0.25 tCK + 10 ns tSDB xMS, RD, WR Disable to BG Low 0 ns tSE BG High to xMS, RD, WR Enable 0 ns tSEC xMS, RD, WR Enable to CLKOUT High 0.25 tCK – 7 ns tSDBH xMS, RD, WR Disable to BGH Low 2 0ns tSEH BGH High to xMS, RD, WR Enable 2 0ns NOTES xMS = PMS, DMS, CMS, IOMS, BMS. 1BR is an asynchronous signal. If BR meets the setup/hold requirements, it will be recognized during the current clock cycle; otherwise the signal will be recognized on the following cycle. Refer to the ADSP-2100 Family User’s Manual for BR/BG cycle relationships. 2BGH is asserted when the bus is granted and the processor requires control of the bus to continue. CLKOUT tSD tSDB tSE tSEC tSDBH tSEH tBS BR tBH CLKOUT PMS, DMS BMS, RD WR BG BGH Figure 16. Bus Request–Bus Grant |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |