| 전자부품 데이터시트 검색엔진 |
|
831752 데이터시트(PDF) 11 Page - Integrated Device Technology |
|
|
|||||||||||||||||||||||||||||
831752 데이터시트(HTML) 11 Page - Integrated Device Technology |
|
11 / 18 page ![]() 11 ©2016 Integrated Device Technology, Inc Revision B June 28, 2016 831752 Data Sheet 2.5V Differential Clock Input Interface The CLK/nCLK accepts HCSL, LVDS and LVPECL and other differential signals. Both differential signals must meet the VPP and VCMR input requirements. Figures 4A to 4 E show interface examples for the CLK/nCLK input driven by the most common driver types. The input interfaces suggested here are examples only. If the driver is from another vendor, use their termination recommendation. Please consult with the vendor of the driver component to confirm the driver termination requirements. The figures below also apply to FCLK/ nFCLK operating as an input. Figure 4A. CLK/nCLK Input Driven by a 2.5V LVPECL Driver Figure 4C. CLK/nCLK Input Driven by a 2.5V LVPECL Driver Figure 4E. CLK/nCLK Input Driven by a 2.5V LVDS Driver Figure 4B. CLK/nCLK Input Driven by a 2.5V HCSL Driver Figure 4D. CLK/nCLK Input Driven by a 2.5V LVPECL Driver with AC Couple HCSL *R3 33 *R4 33 CLK nCLK 2.5V 2.5V Zo = 50 Zo = 50 Differential Input R1 50 R2 50 *Optional – R3 and R4 can be 0 R1 125 R2 125 R5 100 - 200 R6 100 - 200 CLK nCLK 2.5V LVPECL 2.5V Zo = 50 Ω Zo = 50 Ω 2.5V Differential Input C1 C2 R3 84 R4 84 2.5V |
|
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |