전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

LDL112 데이터시트(PDF) 10 Page - STMicroelectronics

부품명 LDL112
상세설명  1.2 A low quiescent current LDO with reverse current protection
PDF  32 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  STMICROELECTRONICS [STMicroelectronics]
홈페이지  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

LDL112 데이터시트(HTML) 10 Page - STMicroelectronics

Back Button LDL112 Datasheet HTML 6Page - STMicroelectronics LDL112 Datasheet HTML 7Page - STMicroelectronics LDL112 Datasheet HTML 8Page - STMicroelectronics LDL112 Datasheet HTML 9Page - STMicroelectronics LDL112 Datasheet HTML 10Page - STMicroelectronics LDL112 Datasheet HTML 11Page - STMicroelectronics LDL112 Datasheet HTML 12Page - STMicroelectronics LDL112 Datasheet HTML 13Page - STMicroelectronics LDL112 Datasheet HTML 14Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 10 / 32 page
background image
Application information
LDL112
10/32
DocID026319 Rev 2
6.3
Reverse current protection
The device avoids the reverse current to flow from output to input during any operating
condition (with enable pin in high or low status).The reverse current protection acts in
particular during fast turning on/off operations or when another power supply (with higher
voltage than the input one) is connected to the output port. If a power supply with lower
voltage than the LDO output voltage is connected to VOUT pin, LDO enters the current
protection status, causing high power dissipation.
In the application, the LDL112 reverse current protection acts in the following cases:
1.
Off-state, EN pin is at GND level, VOUT > [VIN + 100 mV]. In this case the device
power pass element (MOSFET) is off, the bulk and gate are switched to VOUT and
therefore all possible current paths from VOUT to VIN are interrupted.
2.
On-state, EN pin is at high level and VOUT > VOUT(nominal). In this condition, VOUT is
higher than the nominal level, so the device op-amp works in open loop and the power
element is off. VGS is zero, the bulk and gate are switched to VOUT (where VOUT > [VIN +
100 mV]) therefore all possible current paths from VOUT to VIN are interrupted.
3.
On-state, EN pin is at high level and VOUT< VOUT(nominal). In this condition VOUT is
lower than the nominal level, so the op-amp works in open loop with the power
MOSFET on. VGS is maximal so the power channel conducts with very low RDS(on).
When VOUT > VIN the current can flow from VOUT to VIN until the condition VOUT > (VIN +
100 mV) is reached.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com