전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

SAP5SD-B-G1-R 데이터시트(PDF) 32 Page - Integrated Device Technology

부품명 SAP5SD-B-G1-R
상세설명  AS-Interface Spec. V3.0 Compliant Universal AS-i IC
PDF  66 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  IDT [Integrated Device Technology]
홈페이지  http://www.idt.com
Logo IDT - Integrated Device Technology

SAP5SD-B-G1-R 데이터시트(HTML) 32 Page - Integrated Device Technology

Back Button SAP5SD-B-G1-R Datasheet HTML 28Page - Integrated Device Technology SAP5SD-B-G1-R Datasheet HTML 29Page - Integrated Device Technology SAP5SD-B-G1-R Datasheet HTML 30Page - Integrated Device Technology SAP5SD-B-G1-R Datasheet HTML 31Page - Integrated Device Technology SAP5SD-B-G1-R Datasheet HTML 32Page - Integrated Device Technology SAP5SD-B-G1-R Datasheet HTML 33Page - Integrated Device Technology SAP5SD-B-G1-R Datasheet HTML 34Page - Integrated Device Technology SAP5SD-B-G1-R Datasheet HTML 35Page - Integrated Device Technology SAP5SD-B-G1-R Datasheet HTML 36Page - Integrated Device Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 32 / 66 page
background image
SAP51 / SAP5S Datasheet
© 2016 Integrated Device Technology, Inc.
32
January 28, 2016
5.8.
Data Port and DSTBn
5.8.1.
Timing of Data I/O and DSTBn
Every data pin (D0 to D3) contains an NMOS open-drain output driver as well as a high-voltage, high-impedance
input stage. Received output data is stored in the Data Output Register and subsequently forwarded to the data
pins. A specific time (tDI-latch) after new output data has been written to the port the input data is sampled.
The availability of new output data is signaled by the Data Strobe (DSTBn) signal as shown in Figure 5.3. The
DSTBn pin has an additional reset input function, which is described further in section 5.13.
Any SAP5 reset sets the Data Output Register to FHEX and forces the data output drivers to the high-impedance
state. Simultaneously, a Data Strobe is generated with the same tsetup timing and tDSTBn pulse width as would be
used to drive new output data.
Table 5.10 Timing for Data Port Outputs
PARAMETER
SYMBOL
CONDITIONS
MIN
MAX
UNIT
Output data is valid after DSTBn high/low edge
tSTB
0.0
1.5
µs
Output driver is at high impedance state after DSTBn low/high
1)
thold
0.2
1.0
µs
Pulse width of Data Strobe (DSTBn)
2)
tDSTBn
6.0
6.8
µs
Acceptance of input data
3)
tDI-latch
10.5
12.5
µs
1)
Parameter is only valid if the respective data port is configured as an I/O pin.
2)
The timing of the resulting voltage signal also depends on the external pull-up resistor.
3)
The input data must be stable within the period defined by minimum and maximum values of tDI-latch.
5.8.2.
Input Data Pre-Processing
Figure 5.3
Timing Diagram for Data Port D[3:0] and DSTBn
DSTBn
Data port output data
D[3:0]
tDI-latch
tDSTBn
tSTB
Keep stable
Data port input data
thold
min
max



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com