| 전자부품 데이터시트 검색엔진 |
|
LM3352 데이터시트(PDF) 7 Page - National Semiconductor (TI) |
|
|
|
|||||||||||||||||||||||||||||
LM3352 데이터시트(HTML) 7 Page - National Semiconductor (TI) |
|
7 / 11 page ![]() Typical Performance Characteristics Unless otherwise specified T A = 25˚C. (Continued) Applications Information Operating Principle The LM3352 is designed to provide a step-up/step-down voltage regulation in battery powered systems. It combines switched capacitor circuitry, reference, comparator, and shutdown logic in a single 16-pin TSSOP package. The LM3352 can provide a regulated voltage between 1.8V and 4V from an input voltage between 2.5V and 5.5V. It can sup- ply a load current up to 200 mA. As shown in Figure 1, the LM3352 employs two feedback loops to provide regulation in the most efficient manner pos- sible. The first loop is from V OUT through the comparator COMP, the AND gate G 1, the phase generator, and the switch array. The comparator’s output is high when V OUT is less than the reference V REF. Regulation is provided by gat- ing the clock to the switch array. In this manner, charge is transferred to the output only when needed. The second loop controls the gain configuration of the switch array. This loop consists of the comparator, the digital control block, the phase generator, and the switch array. The digital control block computes the most efficient gain from a set of seven gains based on inputs from the A/D and the comparator. The gain signal is sent to the phase generator which then sends the appropriate timing and configuration signals to the switch array. This dual loop provides regulation over a wide range of loads efficiently. Since efficiency is automatically optimized, the curves for V OUT vs. VIN and Efficiency vs. VIN in the Typical Perfor- mance Characteristics section exhibit small variations. The reason is that as input voltage or output load changes, the digital control loops are making decisions on how to optimize efficiency. As the switch array is reconfigured, small varia- tions in output voltage and efficiency result. In all cases where these small variations are observed, the part is oper- ating correctly; minimizing output voltage changes and opti- mizing efficiency. Charge Pump Capacitor Selection A 0.33 µF ceramic capacitor is suggested for C1, C2 and C3. To ensure proper operation over temperature variations, an X7R dielectric material is recommended. V OUT Ripple vs. COUT DS101037-31 V OUT Ripple vs. COUT DS101037-32 DS101037-3 FIGURE 1. Block Diagram www.national.com 7 |
|
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |