| 전자부품 데이터시트 검색엔진 |
|
L6986TR 데이터시트(PDF) 49 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
L6986TR 데이터시트(HTML) 49 Page - STMicroelectronics |
|
49 / 68 page ![]() DocID025376 Rev 7 49/68 L6986 Application notes 68 6.6 Design of the power components 6.6.1 Input capacitor selection The input capacitor voltage rating must be higher than the maximum input operating voltage of the application. During the switching activity a pulsed current flows into the input capacitor and so its RMS current capability must be selected accordingly with the application conditions. Internal losses of the input filter depends on the ESR value so usually low ESR capacitors (like multilayer ceramic capacitors) have higher RMS current capability. On the other hand, given the RMS current value, lower ESR input filter has lower losses and so contributes to higher conversion efficiency. The maximum RMS input current flowing through the capacitor can be calculated as: Equation 44 Where IO is the maximum DC output current, D is the duty cycles, is the efficiency. This function has a maximum at D = 0.5 and, considering = 1, it is equal to Io/2. In a specific application the range of possible duty cycles has to be considered in order to find out the maximum RMS input current. The maximum and minimum duty cycles can be calculated as: Equation 45 Equation 46 Where VHIGH_SIDE and VLOW_SIDE are the voltage drops across the embedded switches. The peak to peak voltage across the input filter can be calculated as: Equation 47 In case of negligible ESR (MLCC capacitor) the equation of CIN as a function of the target VPP can be written as follows: Equation 48 Considering this function has its maximum in D = 0.5: IRMS IOUT 1 D ---- – D ---- = DMAX VOUT VLOWSIDE + VINMIN VLOWSIDE VHIGHSIDE – + ------------------------------------------------------------------------------------------------ = DMIN VOUT VLOWSIDE + VINMAX VLOWSIDE VHIGHSIDE – + -------------------------------------------------------------------------------------------------- = VPP IOUT CIN fSW ------------------------- 1 D ---- – D ---- ESR IOUT IL + + = CIN IOUT VPP fSW -------------------------- 1 D ---- – D ---- = |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |